SPECIFICATION

PART NO. OEL9M0087-Y-E



This specification maybe changed without any notice in order to improve performance or quality etc.

Please contact TRULY Semiconductors LTD. OLED R&D department for update specification and product status before design for this product or release the order.

PRODUCT CONTENTS

- PHYSICAL DATA
- ABSOLUTE MAXIMUM RATINGS
- EXTERNAL DIMENSIONS
- ELECTRICAL CHARACTERISTICS
- TIMING OF POWER SUPPLY
- ELECTRO-OPTICAL CHARACTERISTICS
- INTERFACE PIN CONNECTIONS
- COMMAND TABLE
- INITIALIZATION CODE
- SCHEMATIC EXAMPLE
- RELIABILITY TESTS
- OUTGOING QUALITY CONTROL SPECIFICATION
- CAUTIONS IN USING OLED MODULE

| TRU | LY [®] 信利 | Customer | |
|-------------|--------------------|-------------|--|
| Written by | WangGui | Approved by | |
| Checked by | Li Liumin | | |
| Approved by | ZhangWeicang | | |

REVISION HISTORY

| Rev. | Contents | Date |
|------|---|------------|
| 0.1 | First release | 2012-07-12 |
| 1.0 | Update the ELECTRO-OPTICAL CHARACTERISTICS AND EXTERNAL DIMENSIONS | 2012-10-20 |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

PHYSICAL DATA

| No. | Items: | Specification: | Unit |
|-----|---------------------------|-----------------------|-----------------|
| 1 | Diagonal Size | 1.54 | Inch |
| 2 | Resolution | 128 (H) x 64(V) | Dots |
| 3 | Active Area | 35.04 (W) x 17.51 (H) | mm ² |
| 4 | Outline Dimension (Panel) | 42.04 (W) x 27.22(H) | mm ² |
| 5 | Pixel Pitch | 0.274 (W) x 0.274 (H) | mm ² |
| 6 | Pixel Size | 0.249(W) x 0.249(H) | mm ² |
| 7 | Driver IC | SSD1309Z | - |
| 8 | Display Color | Yellow | - |
| 9 | Grayscale | 1 | Bit |
| 10 | Interface | Parallel / SPI/ IIC | - |
| 11 | IC package type | COG | - |
| 12 | Module connecting type | ZIF | - |
| 13 | Panel Thickness | 1.5±0.1 | mm |
| 14 | Weight | TBD | g |
| 15 | Duty | 1/64 | - |

■ ABSOLUTE MAXIMUM RATINGS

Unless otherwise specified, $V_{SS} = 0V$


 $(Ta = 25^{\circ}C)$

| Chiess other wise specified, VSS OV | | | | | | |
|-------------------------------------|---------|-----------------|------|------|------|------|
| Items | | Symbol | Min | Тур. | Max | Unit |
| Supply | Logic | V _{DD} | -0.3 | - | +4.0 | V |
| Voltage | Driving | V _{CC} | 0 | - | 17.0 | V |
| Operating Temperatu | re | Тор | -20 | - | 70 | °C |
| Storage Temperature | | Tst | -30 | - | 80 | °C |
| Humidity | | - | - | - | 90 | %RH |

NOTE:

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

EXTERNAL DIMENSIO



ELECTRICAL CHARACTERISTICS

♦DC Characteristics

Unless otherwise specified, $V_{SS} = 0V$, $V_{DD} = 1.65V$ to 3.3V (Ta = 25°C)

| | Items | Symbol | Min | Тур. | Max | Unit |
|---------|--------------|-----------------|-----------------------|------|--------------------------|------|
| Supply | Logic | V_{DD} | 1.65 | 3.0 | 3.3 | V |
| Voltage | Operating | V _{CC} | 7.0 | 13.0 | 16.0 | V |
| Input | High Voltage | V _{IH} | $0.8 \ge V_{DD}$ | - | - | V |
| Voltage | Low Voltage | V_{IL} | - | - | $0.2 \mathrm{~x~V_{DD}}$ | V |
| Output | High Voltage | V _{OH} | 0.9 x V _{DD} | - | - | V |
| Voltage | Low Voltage | V _{OL} | - | - | 0.1 x V _{DD} | V |

AC Characteristics


Use 8080/6800-Series MPU Parallel Interface or Serial Interface

1. 6800 Series MPU Parallel Interface

6800-Series MCU Parallel Interface Timing Characteristics

 $(V_{DD} - V_{SS} = 1.65V \text{ to } 3.3V, T_A = 25^{\circ}C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|---|-----------|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 300 | - | - | ns |
| $t_{\rm AS}$ | Address Setup Time | 20 | - | - | ns |
| t _{AH} | Address Hold Time | 0 | - | - | ns |
| t _{DW} | Data Write Time | 80 | - | - | ns |
| t _{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t _{DHW} | Write Data Hold Time | 20 | - | - | ns |
| t _{DHR} | Read Data Hold Time | 20 | - | - | ns |
| t _{OH} | Output Disable Time | - | - | 70 | ns |
| t _{ACC} | Access Time | - | - | 140 | ns |
| PW _{CSL} | Chip Select Low Pulse Width (read) Chip Select Low Pulse Width (write) | 120 60 | - | - | ns |
| PW _{CSH} | Chip Select High Pulse Width (read) Chip Select High Pulse Width (write) | 60 60 | - | - | ns |
| t _R | Rise Time | - | - | 40 | ns |
| tF | Fall Time | - | - | 40 | ns |
| | | - | | - | |




6800-series MCU parallel interface characteristics


2. 8080 Series MPU Parallel Interface

8080-Series MCU Parallel Interface Timing Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|--------------------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 300 | - | - | ns |
| t _{AS} | Address Setup Time | 20 | - | - | ns |
| t _{AH} | Address Hold Time | 0 | - | - | ns |
| t _{DW} | Data Write Time | 70 | - | - | ns |
| t _{DSW} | Write Data Setup Time | 40 | - | - | ns |
| t _{DHW} | Write Data Hold Time | 15 | - | - | ns |
| t _{DHR} | Read Data Hold Time | 20 | - | - | ns |
| ton | Output Disable Time | - | - | 70 | ns |
| t _{ACC} | Access Time | - | - | 140 | ns |
| tpwlr | Read Low Time | 120 | - | - | ns |
| t _{PWLW} | Write Low Time | 60 | - | - | ns |
| t _{PWHR} | Read High Time | 60 | - | - | ns |
| t _{PWHW} | Write High Time | 60 | - | - | ns |
| t _R | Rise Time | - | - | 40 | ns |
| t _F | Fall Time | - | - | 40 | ns |
| tcs | Chip select setup time | 0 | - | - | ns |
| t _{CSH} | Chip select hold time to read signal | 0 | - | - | ns |
| t _{CSF} | Chip select hold time | 20 | - | - | ns |
| | | | | | |

8080-series parallel interface characteristics





Read Cycle


3. Serial Interface

Serial Interface Timing Characteristics (4-wire SPI)

 $(V_{DD} - V_{SS} = 1.65 V \sim 3.3 V, T_A = 25^{\circ}C)$

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|------------------------|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 100 | - | - | ns |
| t _{AS} | Address Setup Time | 15 | - | - | ns |
| t _{AH} | Address Hold Time | 15 | - | - | ns |
| t _{CSS} | Chip Select Setup Time | 20 | - | - | ns |
| t _{CSH} | Chip Select Hold Time | 50 | - | - | ns |
| t _{DW} | Data Write Time | 55 | - | - | ns |
| t _{DSW} | Write Data Setup Time | 15 | - | - | ns |
| t _{DHW} | Write Data Hold Time | 15 | - | - | ns |
| t _{CLKL} | Clock Low Time | 50 | - | - | ns |
| t _{CLKH} | Clock High Time | 50 | - | - | ns |
| t _R | Rise Time | - | - | 40 | ns |
| tF | Fall Time | - | - | 40 | ns |

Serial interface characteristics (4-wire SPI)




4. IIC Interface

I²C Interface Timing Characteristics

 V_{DD} - V_{SS} = $1.65V\sim3.3V$ $\ T_{\text{A}}$ = $25^{\circ}C$

| Symbol | Parameter | Min | Тур | Max | Unit |
|---------------------|---|-----|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 2.5 | - | - | us |
| t _{HSTART} | Start condition Hold Time | 0.6 | - | - | us |
| t _{HD} | Data Hold Time (for "SDA _{OUT} " pin) | 0 | - | - | ns |
| | Data Hold Time (for "SDA _{IN} " pin) | 300 | - | - | ns |
| t _{SD} | Data Setup Time | 100 | - | - | ns |
| t _{SSTART} | Start condition Setup Time (Only relevant for a repeated Start condition) | 0.6 | - | - | us |
| t _{SSTOP} | Stop condition Setup Time | 0.6 | - | - | us |
| t _R | Rise Time for data and clock pin | - | - | 300 | ns |
| tF | Fall Time for data and clock pin | - | - | 300 | ns |
| t _{IDLE} | Idle Time before a new transmission can start | 1.3 | - | - | us |


I²C interface Timing characteristics



■ TIMING OF POWER SUPPLY

The following figures illustrate the recommended power ON and power OFF sequence of SSD1309 Power ON sequence:

- 1. Power ON V_{DD}
- 2. After V_{DD} become stable, set RES# pin LOW (logic low) for at least 3us (t₁) ⁽³⁾ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then Power ON VCC.⁽¹⁾
- 4. After V_{CC} become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (t_{AF}).




The Power ON sequence

Power OFF sequence:

- Send command AEh for display OFF.
 Power OFF V_{CC}.^{(1), (2)}
- 3. Power OFF V_{DD} after t_{OFF}.⁽⁴⁾ (where Minimum t_{OFF}=0ms, typical t_{OFF}=100ms)





Note:

- ⁽²⁾ Power Pins (V_{DD}, V_{CC}) can never be pulled to ground under any circumstance.
- ⁽³⁾ The register values are reset after t₁.
- ⁽⁴⁾ V_{DD} should not be Power OFF before V_{CC} Power OFF.

⁽¹⁾ V_{CC} should be kept float (i.e. disable) when it is OFF.

■ <u>ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)</u>

| Items | | Symbol | Min. | Тур. | Max. | Unit | Remark |
|----------------------|-----------------|--------------------|---------|-------|-------|----------|---|
| Operating Lumi | inance | L | 85 | 100 | - | cd/m^2 | Yellow |
| Power Consumption | | Р | - | 65 | 80 | mW | $30\% \text{ pixels} \\ ON \\ L= 100 \\ cd/m^2$ |
| Frame Freque | Frame Frequency | | - | 100 | - | Hz | - |
| Color | Yellow | CIE x | 0.415 | 0.455 | 0.495 | CIE1931 | Darkroom |
| Coordinate | renow | CIE y | 0.485 | 0.525 | 0.565 | | |
| Dognongo Timo | Rise | Tr | - | - | 0.02 | ms | - |
| Response Time | Decay | Td | - | - | 0.02 | ms | - |
| Contrast Ratio* | | Cr | 10000:1 | - | - | - | Darkroom |
| Viewing Angle Range | | $\triangle \theta$ | 160 | - | - | Degree | - |
| Operating Life Time* | | Тор | 40,000 | - | - | Hours | L=100 cd/m ² |

Note:

1. 100 cd/m² is base on $V_{DD}=3V$, $V_{CC}=13V$, contrast command setting 0x2F;

2. Contrast ratio is defined as follows:

Contrast ratio = _____Photo – detector output with OLED being "white"

Photo – detector output with OLED being "black"

3. Life Time is defined when the Luminance has decayed to less than 50% of the initial Luminance specification. (Odd and even chess board alternately displayed), (The initial value should be closed to the typical value after adjusting.).

■ INTERFACE PIN CONNECTIONS

| No | Symbol | Description |
|-----------|--------|---|
| 1 | NC | No connection |
| 2 | VSS | Ground |
| 3 | VSS | Ground |
| 4 | NC | No connection |
| 5 | VDD | Voltage supply for core logic and interface logic. |
| 6 | BS1 | MCU bus interface selection pins.Please refer to table followed for details of setting. |
| 7 | BS2 | MCU bus interface selection pins.Please refer to table followed for details of setting. |
| 8 | CS# | The chip select pin. Active low. |
| 9 | RES# | This pin is reset signal input. When the pin is LOW, initialization of the chip is executed.Keep this pin HIGH (i.e. connect to VDD) during normal operation. |
| 10 | D/C# | Data/Command data control pin.Low for command while high for data. |
| 11 | WR# | This is read / write control input pin connecting to the MCU interface. When interfacing to a 6800-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial interface, this pin must be connected to VSS. |
| 12 | RD# | When interfacing to a 6800-series microprocessor, this pin will be used as the Enable (E)signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When connecting to an 8080-microprocessor, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. Serial interface, this pin must be connected to VSS. |
| 13- 20 | D0-D7 | These are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will be the serial data input: SDIN and D2 should be left opened. When I2C mode is selected, D2, D1 should be tied together and serve as SDAout, SDAin in application and D0 is the serial clock input, SCL. |
| 21 | IREF | This is segment output current reference pin.A resistor should be connected between this pin and VSS to maintain the IREF current at 10uA. |
| 22 | VCOMH | The pin for COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. |
| 23 | VCC | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. |
| 24 | NC | No connection |

| Pin Name | 6800- parallel interface | 8080- parallel Interface | 4-SPI Interface | IIC Interface |
|-------------|-----------------------------|-----------------------------|-----------------|---------------|
| BS1 | 0 | 1 | 0 | 1 |
| BS2 | 1 | 1 | 0 | 0 |

MCU Bus Interface Pin Selection

Note: 0 is connect to VSS,

1 is connect to VDD

COMMAND TABLE

(D/C#=0, R/W#(WR#) = 0, E(RD#=1) unless specific setting is stated)

| 1. Fu | ndament | al Co | mma | and T | able | | | | | | |
|-------|------------|----------------|----------------|----------------|-------|----------------|----------|----------------|----------------|-----------------------|---|
| D/C# | | | | | | D3 | D2 | Dl | D0 | Command | Description |
| 0 | 81 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Set Contrast | Double byte command to select 1 out of 256 |
| 0 | A[7:0] | A ₇ | A ₆ | A ₅ | A_4 | A ₃ | A_2 | A ₁ | A ₀ | Control | contrast steps. Contrast increases as the value |
| | | Ĺ | ľ | | | | - | - | Ť | | increases. |
| | | | | | | | | | | | (RESET = 7Fh) |
| | | | | | | | | | | | |
| 0 | A4/A5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | X_0 | Entire Display ON | A4h, X0=0b: Resume to RAM content display |
| | | | | | | | | | | | (RESET) |
| | | | | | | | | | | | Output follows RAM content |
| | | | | | | | | | | | A5h, X0=1b: Entire display ON |
| | | | | | | | | | | | Output ignores RAM content |
| | | | | | | | | | | | |
| 0 | A6/A7 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | X_0 | Set | A6h, X[0]=0b: Normal display (RESET) |
| | | | | | | | | | | Normal/Inverse | 0 in RAM: OFF in display panel 1 in RAM: ON in display panel |
| | | | | | | | | | | Display | I in KAIVI. ON in display panel |
| | | | | | | | | | | | A7h, X[0]=1b: Inverse display |
| | | | | | | | | | | | 0 in RAM: ON in display panel |
| | | | | | | | | | | | 1 in RAM: OFF in display panel |
| 0 | AE/AF | 1 | 0 | 1 | 0 | 1 | 1 | 1 | v | Cat Disular | AEh, X[0]=0b:Display OFF (sleep mode) (RESET) |
| 0 | AE/AF | 1 | 0 | | 0 | 1 | 1 | 1 | A 0 | Set Display ON/OFF | ALM, A[0]=00.Display OFT (sleep mode) (RESET) |
| | | | | | | | | | | 010/011 | AFh X[0]=1b:Display ON in normal mode |
| | | | | | | | | | | | |
| | F 2 | 1 | 1 | 1 | _ | _ | _ | 1 | 1 | NOD | C 10 |
| 0 | E3 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | NOP | Command for no operation |
| | | . | . | | | | <u> </u> | | | a.a | |
| 0 | FD | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | | A[2]: MCU protection status. |
| 0 | A[2] | 0 | 0 | 0 | 1 | 0 | A_2 | 1 | 0 | Lock | A[2] = 0b, Unlock OLED driver IC MCU interface |
| | | | | | | | | | | | from entering command (RESET) |
| | | | | | | | | | | | A[2] = 1b, Lock OLED driver IC MCU interface |
| | | | | | | | | | | | from entering command |
| | | | | | | | | | | | itom entering commune |
| | | | | | | | | | | | Note |
| | | | | | | | | | | | ⁽¹⁾ The locked OLED driver IC MCU interface |
| | | | | | | | | | | | prohibits all commands and memory access except |
| | | | | | | | | | | | the FDh command |
| | | | | | | | | | | | |

| 2. Sci | rolling (| Comr | nand | Tabl | e | | | | | | |
|--------|-----------|------------|----------------|----------------|-------|-------|----------------|-----------------------|----------------|----------------|--|
| D/C# | Hex | D 7 | D6 | D5 | D4 | D3 | D2 | D1 | D 0 | Command | Description |
| 0 | 2C/2D | 0 | 0 | 1 | 0 | 1 | 1 | 0 | X_0 | Content Scroll | 2Ch, X[0]=0, Right Horizontal Scroll by one column |
| 0 | A[7:0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Setup | |
| 0 | B[2:0] | * | * | * | * | * | B_2 | B ₁ | B ₀ | | 2Dh, X[0]=1, Left Horizontal Scroll by one column |
| 0 | C[7:0] | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | | |
| 0 | D[2:0] | * | ж | * | * | * | D ₂ | D_1 | D_0 | | A[7:0] : Dummy byte (Set as 00h) |
| 0 | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | Horizontal scroll by 1 column |
| 0 | F[7:0] | | F ₆ | - | F_4 | F_3 | F ₂ | F ₁ | F ₀ | | |
| 0 | G[7:0] | G_7 | G ₆ | G ₅ | G_4 | G3 | G ₂ | G1 | G ₀ | | B[2:0] : Define start page address |
| | | | | | | | | | | | 000b - PAGE0 011b - PAGE3 110b - PAGE6 |
| | | | | | | | | | | | 001b - PAGE1 100b - PAGE4 111b - PAGE7 |
| | | | | | | | | | | | 010b – PAGE2 101b – PAGE5 |
| | | | | | | | | | | | |
| | | | | | | | | | | | C[7:0] : Dummy byte (Set as 01h) |
| | | | | | | | | | | | D[2:0] : Define and page address |
| | | | | | | | | | | | D[2:0] : Define end page address 000b - PAGE0 011b - PAGE3 110b - PAGE6 |
| | | | | | | | | | | | 001b - PAGE1 100b - PAGE4 111b - PAGE7 |
| | | | | | | | | | | | 010b - PAGE2 101b - PAGE5 |
| | | | | | | | | | | | |
| | | | | | | | | | | | E[7:0] : Dummy byte (Set as 00h) |
| | | | | | | | | | | | |
| | | | | | | | | | | | F[7:0] : Define the start column (RESET = 00h) |
| | | | | | | | | | | | G[7:0] : Define the end column address (RESET = |
| | | | | | | | | | | | 7Fh) |
| | | | | | | | | | | | |
| | | | | | | | | | | | Note ⁽¹⁾ The value of D[2:0] must be larger than or equal to |
| | | | | | | | | | | | B[2:0] |
| | | | | | | | | | | | |
| | | | | | | | | | | | ⁽²⁾ The value of G[7:0] must be larger than F[7:0] |
| | | | | | | | | | | | (3) + 11 - i = C 2 / Europe - Europe - i = i = i |
| | | | | | | | | | | | ⁽³⁾ A delay time of 2/FrameFreq must be set if sending |
| | | | | | | | | | | | the command of 2Ch / 2Dh consecutively. |
| | | | | | | | | | | | |

| 3. A | ddressi | ng 🛛 | Setti | ng C | omm | and I | [able] | | | | | |
|------|---------|------|----------------|----------------|----------------|---------------|----------------|----------------|----------------|----------------|---------------------|--|
| D/C | #Hex | þ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | $\mathbf{D}0$ | Command | Description |
| 0 | 00~0F | · | 0 | 0 | 0 | 0 | X3 | X_2 | X_1 | X_0 | Set Lower Column | Set the lower nibble of the column start address |
| | | | | | | | | - | - | | Start Address for | register for Page Addressing Mode using X[3:0] as |
| | | | | | | | | | | | Page Addressing | data bits. The initial display line register is reset to |
| | | | | | | | | | | | Mode | 0000b after RESET. |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | Note |
| | | | | | | | | | | | | ⁽¹⁾ This command is only for page addressing mode |
| | _ | | | | | | | | | | | |
| 0 | 10~1F | | 0 | 0 | 0 | 1 | X3 | \mathbf{X}_2 | X_1 | X_0 | Set Higher | Set the higher nibble of the column start address |
| | | | | | | | | | | | Column Start | register for Page Addressing Mode using X[3:0] as |
| | | | | | | | | | | | Address for Page | data bits. The initial display line register is reset to |
| | | | | | | | | | | | Addressing Mode | 0000b after RESET. |
| | | | | | | | | | | | | N_4 |
| | | | | | | | | | | | | Note (1) This command is only for page addressing mode |
| | | | | | | | | | | | | This command is only for page addressing mode |
| 0 | 20 | | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Set Memory | A[1:0] = 00b, Horizontal Addressing Mode |
| 0 | A[1:0] | | * | * | * | * | * | * | A ₁ | - | Addressing Mode | A[1:0] = 01b, Vertical Addressing Mode |
| ľ | | ' | | | | | | | | | | A[1:0] = 10b, Page Addressing Mode (RESET) |
| | | | | | | | | | | | | A[1:0] = 11b, Invalid |
| | | | | | | | | | | | | |
| 0 | 21 | -+ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | Set Column | Setup column start and end address |
| 0 | A[7:0] | | Ă7 | Å6 | A5 | $\tilde{A_4}$ | A ₃ | A ₂ | Å1 | - | Address | A[7:0] : Column start address, range : 0-127d, |
| Ő | B[7:0] | · I | B ₇ | B ₆ | B ₅ | B4 | B ₃ | B ₂ | B ₁ | B ₀ | | (RESET=0d) |
| | | | - / | -0 | | -+ | | -2 | -1 | -0 | | |
| | | | | | | | | | | | | B[7:0]: Column end address, range : 0-127d, |
| | | | | | | | | | | | | (RESET =127d) |
| | | | | | | | | | | | | Note |
| | | | | | | | | | | | | ⁽¹⁾ This command is only for horizontal or vertical |
| | | | | | | | | | | | | addressing mode. |
| 0 | 22 | + | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | Set Page Address | Setup page start and end address |
| 0 | A[2:0] | | * | * | * | * | * | A ₂ | A ₁ | A ₀ | See 1 age 1 address | A[2:0] : Page start Address, range : 0-7d, |
| ŏ | B[2:0] | | ж | * | * | * | * | B ₂ | B ₁ | B ₀ | | (RESET = 0d) |
| ľ | D[2.0] | | | | | | | 22 | | 20 | | (|
| | | | | | | | | | | | | B[2:0] : Page end Address, range : 0-7d, |
| | | | | | | | | | | | | (RESET = 7d) |
| | | | | | | | | | | | | Note |
| | | | | | | | | | | | | ⁽¹⁾ This command is only for horizontal or vertical |
| | | | | | | | | | | | | addressing mode. |
| 0 | B0~B | 7 | 1 | 0 | 1 | 1 | 0 | X_2 | X1 | X. | Set Page Start | Set GDDRAM Page Start Address |
| | | | • | Ŭ, | 1 | 1 | | 112 | | 0 | Address for Page | (PAGE0~PAGE7) for Page Addressing Mode |
| | | | | | | | | | | | Addressing Mode | using X[2:0]. |
| | | | | | | | | | | | | |
| | | | | | | | | | | | | Note |
| | | | | | | | | | | | | ⁽¹⁾ This command is only for page addressing mode |
| | | | | | | | | | | | | |

| 4. Ha | rdware | Confi | gura | tion (| Panel | l reso | lutior | ı & la | yout | related) Comman | d Table |
|-------|--------------|------------|------|----------------|----------------|----------------|----------------|--------|----------------|---|--|
| D/C# | Hex | D 7 | D6 | D5 | D4 | D3 | D2 | Dl | D0 | Command | Description |
| 0 | 40~7F | 0 | 1 | X5 | X ₄ | X3 | X ₂ | X1 | - v | Set Display Start Line | Set display RAM display start line register from 0- 63 using X ₅ X ₃ X ₂ X ₁ X ₀ . Display start line register is reset to 000000b during RESET. |
| 0 | A0/A1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | - | Set Segment Re- map | A0h, X[0]=0b: column address 0 is mapped to SEG0 (RESET) A1h, X[0]=1b: column address 127 is mapped to SEG0 |
| 0 | A8 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | Set Multiplex | Set MUX ratio to N+1 MUX |
| 0 | A[5:0] | * | * | A ₅ | A_4 | A ₃ | A ₂ | A1 | A ₀ | Ratio | N=A[5:0] : from 16MUX to 64MUX, RESET= 111111b (i.e. 63d, 64MUX) A[5:0] from 0 to 14 are invalid entry. |
| | C0/C8 | 1 | 1 | 0 | 0 | X3 | 0 | 0 | | Set COM Output Scan Direction | C0h, X[3]=0b: normal mode (RESET) Scan from COM0 to COM[N -1] C8h, X[3]=1b: remapped mode. Scan from COM[N-1] to COM0 Where N is the Multiplex ratio. |
| 0 | D3 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | Set Display Offset | Set vertical shift by COM from 0d~63d |
| | A[5:0] | * | * | A5 | A4 | A ₃ | A ₂ | A1 | A ₀ | | The value is reset to 00h after RESET. |
| | DA A[5:4] | 1 0 | 1 0 | 0 A5 | 1 A4 | 1 0 | 0 0 | 1 1 | 0 | Set COM Pins Hardware Configuration | A[4]=0b, Sequential COM pin configuration A[4]=1b (RESET), Alternative COM pin configuration A[5]=0b (RESET), Disable COM Left/Right remap A[5]=1b, Enable COM Left/Right remap |

| 5. Ti | . Timing & Driving Scheme Setting Command Table | | | | | | mma | nd T | able | | |
|-------|---|-------|----------------|-------|----------------|----------------|------------|-------|-------|-----------------------|---|
| 0 | D5 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | | | A[3:0] : Define the divide ratio (D) of the display |
| 0 | A[7:0] | A_7 | A_6 | A_5 | A_4 | A_3 | A_2 | A_1 | A_0 | Divide | clocks (DCLK): |
| | | | | | | | | | | Ratio/Oscillator | Divide ratio= A[3:0] + 1, RESET is 0000b |
| | | | | | | | | | | Frequency | (divide ratio = 1) |
| | | | | | | | | | | | A[7:4] : Set the Oscillator Frequency, F _{OSC} . Oscillator Frequency increases with the value of A[7:4] and vice versa. RESET is 1000b Range:0000b~1111b Frequency increases as setting value increases. |
| 0 | D9 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | Set Pre-charge | A[3:0] : Phase 1 period of up to 15 DCLK |
| 0 | A[7:0] | A_7 | A ₆ | A_5 | A_4 | A ₃ | A_2 | A_1 | | Period | Clock 0 is invalid entry |
| | | | Ŭ | - | | 2 | - | - | Ŭ | | (RESET=2h) |
| | | | | | | | | | | | |
| | | | | | | | | | | | A[7:4] : Phase 2 period of up to 15 DCLK |
| | | | | | | | | | | | Clock 0 is invalid entry |
| | | | | | | | | | | | (RESET=2h) |
| 0 | DB | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | Set V _{COMH} | |
| 0 | A[5:2] | 0 | 0 | As | A ₄ | A ₃ | A_2 | 0 | - | Deselect Level | A[5:2] Hex code V _{COMH} deselect level |
| | n[J.2] | 0 | | л) | A 4 | Д | n 2 | 0 | v | Deserver Devel | 0000b 00h ~ 0.64 x V _{CC} |
| | | | | | | | | | | | 1101b 34h ~ 0.78 x V _{CC} (RESET) |
| | | | | | | | | | | | 1111b 3Ch ~ 0.84 x V _{CC} |
| | | | | | | | | | | | |
| | | | | | | | | | | | |

Note (1) "*" stands for "Don't care".

■ INITIALIZATION CODE

ł

void InitOLED MASTER SSD1309Z(void)

MainOLED_WCom(0xFD); MainOLED_WCom(0x12); MainOLED_WCom(0xAE); MainOLED_WCom(0x81); MainOLED_WCom(0x2F); MainOLED_WCom(0xA4); MainOLED_WCom(0xA6);

MainOLED_WCom(0x00); MainOLED_WCom(0x10); MainOLED_WCom(0x20); MainOLED_WCom(0x02); MainOLED_WCom(0xB0);

MainOLED_WCom(0x40); MainOLED_WCom(0xA1); MainOLED_WCom(0xA8); MainOLED_WCom(0x3F); MainOLED_WCom(0xC8);

MainOLED WCom(0xD3);

MainOLED_WCom(0x00); MainOLED_WCom(0xDA);

MainOLED_WCom(0x12); MainOLED_WCom(0xD5);

MainOLED_WCom(0x80); MainOLED_WCom(0xD9);

MainOLED_WCom(0xA2); MainOLED_WCom(0xDB);

MainOLED WCom(0x34);

// SET COMMAND LOCK

//DOT MARTIX DISPLAY OFF //CONTARST CONTROL(00H-0FFH)

//ENTIRE DISPLAY OFF(0A4H-0A5H) //SET NORMAL DISPLAY(0A6H-0A7H)

// SET LOW COLUMN START ADDRESS
//SET HIGH COLUMN START ADDRESS
//SET MEMORRY ADDRESSING MODE
//PAGE ADDRESSING MODE (RESET)
// Set Page Start

//SET DISPLAY STRART LINE (040H-07FH) //SET SEGMENT RE-MAP(0A0H-0A1H) //SET MULTIPLEX RATIO 64

//COM SCAN COM1-COM64(0C8H,0C0H)

//SET DISPLAY OFFSET(OOH-3FH)

//COM PIN CONFIGURATION

//SET FRAME FREQUENCY

//SET PRE_CHARGE PERIOD


//SET VCOM DESELECT LEVEL

MainOLED_WCom(0xAF);


//DSPLAY ON

}


■ SCHEMATIC EXAMPLE **♦ 8080** Series Interface Application Circuit:




♦6800 Series Interface Application Circuit:



◆4-SPI Interface Application Circuit:



◆IIC Interface Application Circuit:



NOTE:

1. R1=(V_{CC}-3)V/10uA=(12.5-3.0)V/10uA \approx 1M Ω .; R2=R3=10K;C1=1.0UF C2=C3=2.2UF $_{\circ}$ 2. The V_{CC} should connect an external voltage.

3. The capacitor and the resistor value are recommended value. Select the appropriate value against module application.

RELIABILITY TESTS

| | Item | Condition | Criterion | | |
|---|--|---|---|--|--|
| High Te | emperature Storage (HTS) | 80±2℃, 200 hours | After testing, the function test is ok. After testing, no addition to the defect. After testing, the change of luminance should be within +/- 50% of initial value. | | |
| High Ter | mperature Operating (HTO) | 70±2℃, 96 hours | | | |
| Low Te | emperature Storage (LTS) | -30±2°C, 200 hours | 4. After testing, the change for the mono and area color must be within (+/-0.02, +/- | | |
| Low Ter | nperature Operating (LTO) | -20±2℃, 96 hours | 0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on | | |
| High Tempe | erature / High Humidity Storage (HTHHS) | 50±3℃, 90%±3%RH, 120 hours | 1931 CIE coordinates.5. After testing, the change of total current consumption should be | | |
| Thermal S | hock (Non-operation) (TS) | -20±2°C ~ 25°C ~ 70±2°C (30min) (5min) (30min) 10cycles | within +/- 50% of initial value. | | |
| Vibration (Packing) | 10~55~10Hz,amplitu de 1.5mm, 1 hour for each direction x, y, z | 1. One box for each test. | | | |
| Drop (Packing) | Height : 1 m, each time for 6 sides, 3 edges, 1 angle | 2. No addition to the cosmetic | c and the electrical defects. | | |
| ESD (finished product housing) | ±8kV (R: 330Ω C: 150pF , 10times, air discharge) | After testing, cosmetic and electrical defects should not happen. In case of malfunction or defect caused by ESD damage, it would be judged as a good part if it would be recovered to normal state after resetting. | | | |

Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.

2) The HTHHS test is requested the Pure Water(Resistance>10M Ω).

3) The test should be done after 2 hours of recovery time in normal environment.

■ OUTGOING QUALITY CONTROL SPECIFICATION


◆Standard

According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

Definition

1 Major defect : The defect that greatly affect the usability of product.

- 2 Minor defect : The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

♦ Inspection Methods

1 The general inspection : under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5℃.



2 The luminance and color coordinate inspection : By PR705 or BM-7 or the equal equipments, in the dark room, under 25 ± 5 °C.

♦Inspection Criteria

1 Major defect : AQL= 0.65

| ijoi deleet . MQL 0.0 | | | | | | |
|-----------------------|--|--|--|--|--|--|
| Item | Criterion | | | | | |
| | 1. No display or abnormal display is not accepted | | | | | |
| Function Defect | 2. Open or short is not accepted. | | | | | |
| | 3. Power consumption exceeding the spec is not accepted. | | | | | |
| Outline Dimension | Outline dimension exceeding the spec is not accepted. | | | | | |
| Glass Crack | Glass crack tends to enlarge is not accepted. | | | | | |

2 Minor Defect : AQL= 1.5

| Item | . AQL- 1.5 | Criterion | | | | |
|--------------------|---|--|----------------------|---------|--|--|
| | Size | | Accepted Q | ty | | |
| Spot | | | Area A + Area B | Area C | | |
| Defect (dimming | | $\Phi \! \leq \! 0.07$ | Ignored | | | |
| and | | $0.07 < \Phi \le 0.10$ | 3 | | | |
| lighting | X | 0.10<Φ≦0.15 | 1 | Ignored | | |
| spot) | - | 0.15<Φ | 0 | | | |
| | Note : $\Phi = (x + y) /$ | 2 | | | | |
| Line | L (Length): mm | W (Width): mm | Area A + Area B | Area C | | |
| Defect | / | W≦0.02 | Ignored | | | |
| (dimming and | L≦3.0 | $0.02 \le W \le 0.03$ | 2 | | | |
| lighting | L≦2.0 | $0.03 \le W \le 0.05$ | 1 | Ignored | | |
| line) | / | 0.05 <w< td=""><td>As spot defect</td><td colspan="3">ct</td></w<> | As spot defect | ct | | |
| Polarizer Stain | cleaning is accepted Line Defect. 1. If scratch can be s | viped off lightly with , otherwise, according even during operation, | g to the Spot Defect | and the | | |
| | of the Spot Defect at 2. If scratch can be s angle, the criterion is | peration or some special | | | | |
| Polarizer | L (Length): mm | W (Width): mm | Area A + Area B | Area C | | |
| Scratch | / | W≦0.02 | Ignore | | | |
| | 3.0 <l≦5.0< td=""><td>$0.02 \le W \le 0.04$</td><td>2</td><td></td></l≦5.0<> | $0.02 \le W \le 0.04$ | 2 | | | |
| | L≦3.0 | $0.04 \le W \le 0.06$ | 1 | Ignore | | |
| | / | 0.06 <w< td=""><td>0</td></w<> | 0 | | | |
| | Si | ze | Area A + Area B | Area C | | |
| Polarizer | | Φ≦0.20 | Ignored | | | |
| Air Bubble | Y | $0.20 < \Phi \le 0.30$ | 2 | | | |
| | X | $0.30 < \Phi \le 0.50$ | 1 | Ignored | | |
| | | $0.50 < \Phi$ | 0 | | | |

| | 1. On the corner (mm) $ \begin{array}{c c} x & \leq 1.5 \\ y & \leq 1.5 \end{array} $ |
|-----------------------------|---|
| Glass | $z \leq t$ 2. On the bonding edge |
| Defect (Glass Chiped) | 2. On the bolding edge (mm) $ \begin{array}{c} $ |
| | 3. On the other edges $\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} $ |
| ТСР | Note: t: glass thickness ; s: pad width ; a: the length of the edge Crack, deep fold and deep pressure mark on the TCP are not accepted |
| Defect Pixel Size | The tolerance of display pixel dimension should be within $\pm 20\%$ of the spec |
| Luminance | Refer to the spec or the reference sample |
| Color | Refer to the spec or the reference sample |

CAUTIONS IN USING OLED MODULE

Precautions For Handling OLED Module:

1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:

- i. Avoid drop from high, avoid excessive impact and pressure.
- ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
- iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
- iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
- v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
- vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
- 2. Do not attempt to disassemble or process the OLED Module.
- 3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
- 4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
- 5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
- 6. Be careful to prevent damage by static electricity:
 - i. Be sure to ground the body when handling the OLED Modules.
 - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
 - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
 - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
 - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.

vi. Be sure to use anti-static package.

- 7. Contamination on terminals can cause an electrochemical reaction and corrade the terminal circuit, so make it clean anytime.
- 8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence: $V_{DD} \rightarrow V_{CC}$, and power off sequence: $V_{CC} \rightarrow V_{DD}$.
- 11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module' s life time, even make it damaged.
- 12. Be sure to drive the OLED Module following the Specification and datasheet of IC controller, otherwise something wrong may be seen.

TRULY[®]信利 TRULY SEMICONDUCTORS LTD.

13. When displaying images, keep them rolling, and avoid one fixed image displaying more than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

Precautions For Soldering OLED Module:

- 1. Soldering temperature : $260^{\circ}C \pm 10^{\circ}C$.
- 2. Soldering time : 3-4 sec.
- 3. Repeating time : no more than 3 times.
- 4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

Precautions For Storing OLED Module:

- 1. Be sure to store the OLED Module in the vacuum bag with dessicant.
- 2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
- 3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
- 4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
- 5. It is recommended to keep the temperature between 0°C and 30°C , the relative humidity not over 60%.

◆ Limited Warranty

Unless relevant quality agreements signed with customer and law enforcement, for a period of 12 months from date of production, all products (except automotive products) TRULY will replace or repair any of its OLED modules which are found to be functional defect when inspected in accordance with TRULY OLED acceptance standards (copies available upon request). Cosmetic/visual defects must be returned to TRULY within 90 days of shipment. Confirmation of such date should be based on freight documents. The warranty liability of TRULY is limited to repair and/or replacement on the terms above. TRULY will not be responsible for any subsequent or consequential events.

♦ Return OLED Module Under Warranty:

- 1. No warranty in the case that the precautions are disregarded.
- 2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.

◆PRIOR CONSULT MATTER

- 1. For TRULY standard products , we keep the right to change material ,process ... for improving the product property without any notice on our customer.
- 2. If you have special requirement about reliability condition, please let us know before you start the test on our samples.