


## FEATURES

- Fully compatible with the ISO 11898 standard
- AEC-Q100 qualified
- Thermally protected
- Overcurrent protection function
- Transmit Data (TXD) dominant time-out function
- Very low-current standby mode with remote wake-up Capability via the bus: 5μA Typical
- Transceiver in unpowered state disengages from the bus (zero load)
- At least 110 nodes can be connected
- High speed (up to 1 Mbaud)
- Very low Electro Magnetic Emission (EME)

## PRODUCT OUTLINE



Provide Green and Environmentally Friendly Lead-free package


\*Provide HVSON8 / DFN3\*3-8, Small Outline, Leadless Package

## DESCRIPTION

The SIT1040Q is the interface between the Controller Area Network (CAN) protocol controller and the physical bus. It is primarily intended for high speed applications, up to 1 Mbaud, in passenger cars. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller.

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT
Supply voltage	$V_{cc}$		4.75	5.25	V
Maximum transmission rate	$1/t_{bit}$	Non-return to zero code	1		Mbaud
CANH/CANL input or output voltage	$V_{can}$		-40	+40	V
Bus differential voltage	$V_{diff}$		1.5	3.0	V
Virtual junction temperature	$T_j$		-40	125	°C
ESD capability	$V_{esd}$	HBM	±8		kV


## PIN CONFIGURATION



**PINNING**

PIN	SYMBOL	DESCRIPTION
1	TXD	transmit data input
2	GND	ground supply
3	VCC	supply voltage
4	RXD	receive data output; reads out data from the bus lines
5	SPLIT	common-mode stabilization output
6	CANL	LOW-level CAN bus line
7	CANH	HIGH-level CAN bus line
8	STB	standby mode control input

Note: For DFN3\*3-8/HVSON8 package, the back pad is connected to the GND pin of the chip. For better heat dissipation, you can connect the pad on the back to the corresponding "ground" of the PCB board.



SIT1040Q internal block diagram

**LIMITING VALUES**

PARAMETER	SYMBOL	VALUE	UNIT
Supply voltage	$V_{CC}$	-0.3~+6	V
DC voltage on TXD/RXD/STB pins	TXD, RXD, STB	-0.3~ $V_{CC}+0.3$	V
Voltage range at any bus terminal (CANH, CANL, SPLIT)	CANL, CANH, SPLIT	-40~40	V
Storage temperature		-55~150	°C
Virtual junction temperature		-40~125	°C
Welding temperature range		300	°C

The maximum limit parameters means that exceeding these values may cause irreversible damage to the device. Under these conditions, it is not conducive to the normal operation of the device. The continuous operation of the device at the maximum allowable rating may affect the reliability of the device. The reference point for all voltages is ground.

**DRIVER ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
CANH dominant output voltage	$V_{OH(D)}$	$V_I=0V$ , $STB=0V$ , $R_L=60\Omega$ , Fig.1, Fig.2	2.75	3.5	4.5	V
CANL dominant output voltage	$V_{OL(D)}$		0.5	1.5	2.25	V
Bus recessive output voltage	$V_{O(R)}$	$V_I=3V$ , $STB=0V$ , $R_L=60\Omega$ , Fig.1, Fig.2	2	2.5	3	V
Bus dominant differential output voltage	$V_{OD(D)}$	$V_I=0V$ , $STB=0V$ , $R_L=60\Omega$ , Fig.1, Fig.2	1.5		3	V
Bus recessive differential output voltage	$V_{OD(R)}$	$V_I=3V$ , $STB=0V$ , Fig.1, Fig.2	-0.012		0.012	V
		$V_I=3V$ , $STB=0V$ , NO LOAD	-0.5		0.05	V
Transmitter voltage symmetry	$V_{TXsym}$	$V_{TXsym} = V_{CANH} +$ $V_{CANL}$	$0.9V_{CC}$		$1.1V_{CC}$	V
Common-mode output voltage	$V_{OC}$	$STB=0V$ , Fig.8	2	2.5	3	V

Peak-to-peak Common-mode output voltage	$\Delta V_{OC}$			30		mV
Short-circuit output current	$I_{OS}$	CANH=-12V, CANL=open, Fig.11	-105	-40		mA
		CANH=12V, CANL=open, Fig.11		0.36	1	mA
		CANL=-12V, CANH=open, Fig.11	-1	0.5		mA
		CANL=12V, CANH=open, Fig.11		71	105	mA
Recessive output current	$I_{O(R)}$	-27V<CANH<32V 0<VCC<5.25V	-2.0		2.5	mA

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

### DRIVER SWITCHING CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation delay time, low-to-high-level output	tPLH	STB=0V, Fig.4	25	90	150	ns
Propagation delay time, low-to-high-level output	tPHL		20	45	90	ns
Differential output signal rise time	tr			25		ns
Differential output signal fall time	tf			50		ns
Enable time from standby mode to dominant	tEN	Fig.7			10	$\mu s$
Bus dominant time-out time	t <sub>dom</sub>	Fig.10	300	450	700	$\mu s$
Bus wake-up filter time	t <sub>BUS</sub>		0.7		5	$\mu s$

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

**RECEIVER ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Positive-going input threshold voltage	$V_{IT+}$	STB=0V, Fig.5		750	900	mV
Negative-going input threshold voltage	$V_{IT-}$		500	650		mV
Hysteresis voltage ( $V_{IT+} - V_{IT-}$ )	$V_{HYS}$		80	100		mV
High-level output voltage	$V_{OH}$	IO=-2mA, Fig.6	4	4.6		V
Low-level output voltage	$V_{OL}$	IO=2mA, Fig.6		0.2	0.4	V
Power-off bus input current	$I_{(OFF)}$	CANH or CANL=5V, Other pin=0V			5	$\mu$ A
Input capacitance to ground, (CANH or CANL)	$C_I$			13		pF
Differential input capacitance	$C_{ID}$			5		pF
Input resistance, (CANH or CANL)	$R_{IN}$	TXD=3V, STB=0V	15	30	40	k $\Omega$
Differential input resistance	$R_{ID}$		30		80	k $\Omega$
Input resistance matching	$R_{I_{match}}$	CANH=CANL	-3%		3%	
The range of common-mode voltage	$V_{COM}$		-12		12	V

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

**RECEIVER SWITCHING CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation delay time, low-to-high-level output	tPLH	STB=0V or VCC, Fig.6	60	100	140	ns
Propagation delay time, low-to-high-level	tPHL		45	70	100	ns



output						
RXD signal rise time	tr			8		ns
RXD signal fall time	tf			8		ns

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

## DEVICE SWITCHING CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Loop delay1, driver input to receiver output, Recessive to Dominant	Td(LOOP1)	STB=0V, Fig.9	90		190	ns
Loop delay 2, driver input to receiver output, Dominant to Recessive	Td(LOOP2)		90		190	ns

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

## OVER TEMPERATURE PROTECTION

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Shutdown junction temperature	Tj(sd)			160		$^{\circ}C$

## TXD-PIN CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
HIGH-level input current	I <sub>IH</sub> (TXD)	V <sub>I</sub> =V <sub>CC</sub>	-2		2	$\mu A$
LOW-level input current	I <sub>IL</sub> (TXD)	V <sub>I</sub> =0	-50		-10	$\mu A$
When V <sub>CC</sub> =0V, current on TXD pin	I <sub>O</sub> (off)	V <sub>CC</sub> =0V, TXD=5V			1	$\mu A$
HIGH-level input	V <sub>IH</sub>		2		V <sub>CC</sub> +0.3	V

voltage						
LOW-level input voltage	$V_{IL}$		-0.3		0.8	V
Open voltage on TXD pin	$TXD_o$		H			logic

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

### STB PIN CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
HIGH-level input voltage	$V_{IH}$		2.0		$V_{CC}+0.3$	V
LOW-level input voltage	$V_{IL}$		-0.3		0.8	V
HIGH-level input current	$I_{IH}$	$V_S=V_{CC}$		0		$\mu A$
LOW-level input current	$I_{IL}$	$V_S=0V$	-1	-3	-10	$\mu A$

### COMMON-MODE STABILIZATION OUTPUT

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Common-mode stabilization output voltage	$V_O$	$-500\mu A < I_o < 500\mu A$	$0.3V_{CC}$		$0.7V_{CC}$	V
Leakage current	$I_{O(stb)}$	STB=2, $-12V < V_O < 12V$	-5		5	$\mu A$

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

### SUPPLY CURRENT

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Standby	$I_{CC}$	STB= $V_{CC}$ , $V_I=V_{CC}$		5	12	$\mu A$
Dominant		$V_I=0V$ , STB=0V, LOAD=60 $\Omega$		38	70	mA

Recessive		$V_I=V_{CC}$ , $STB=0V$ , NO LOAD		3.6	10	mA
-----------	--	---	--	-----	----	----

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$  and  $Temp=25^{\circ}C$ )

**FUNCTION TABLE**
**Table1.CAN TRANSCEIVER TRUTH TABLE**

$V_{CC}$	TXD <sup>(1)</sup>	STB <sup>(1)</sup>	CANH <sup>(1)</sup>	CANL <sup>(1)</sup>	BUS STATE	RXD <sup>(1)</sup>
4.5V~5.5V	L	L	H	L	Dominate	L
4.5V~5.5V	H or Open	L	$0.5V_{CC}$	$0.5V_{CC}$	Recessive	H
4.5V~5.5V	X	H or Open	GND	GND	Recessive	H
$0 < V_{CC} < 4.5V$	X	X	$0V < V_{CANH} < V_{CC}$	$0V < V_{CANL} < V_{CC}$	Recessive	X




(1) H=high level; L=low level; X=irrelevant




**Table 2. RECEIVER FUNCTION TABLE**

$V_{ID}=CANH-CANL$	RXD <sup>(1)</sup>	Bus State <sup>(1)</sup>
$V_{ID}\geq 0.9V$	L	Dominate
$0.5 < V_{ID} < 0.9V$	?	?
$V_{ID}\leq 0.5V$	H	Recessive
Open	H	Recessive

(1) H=high-level; L=low-level; ?=uncertain





**TEST CIRCUIT**

**Fig.1 Driver Voltage, Current, and Test Definition**

**Fig.2 Bus Logic State Voltage Definition**

**Fig.3 Driver  $V_{OD}$  Test Circuit**


**Fig.4 Driver Test Circuit and Waveform**

**Fig.5 Receiver Voltage and Current Definition**


A. The input pulse is supplied by a generator having the following characteristics: PRR ≤ 125 kHz, 50% duty cycle, t<sub>r</sub> ≤ 6 ns, t<sub>f</sub> ≤ 6ns, Z<sub>O</sub> = 50 Ω.


B. C<sub>L</sub> includes instrumentation and fixture capacitance within ±20%.

**Fig.6 Receiver Test Circuit and Waveform**

**Fig.7 t<sub>EN</sub> Test Circuit and Waveform**




A. All  $V_I$  input pulses are from 0 V to  $V_{CC}$  and supplied by a generator having the following characteristics:  $t_r$  or  $t_f \leq 6$  ns. Pulse Repetition Rate (PRR) = 125 kHz, 50% duty cycle.


**Fig.8 Peak-to-Peak Common Mode Output Voltage Test and Waveform**



**Fig.9  $t_{(LOOP)}$  Test Circuit and Waveform**



**Fig.10 Dominant Time-Out Test Circuit and Waveform**



**Fig.11 Driver Short-Circuit Current Test Circuit and Waveform**



## ADDITIONAL DESCRIPTION

### 1 Sketch

The SIT1040Q is the interface between the Controller Area Network (CAN) protocol controller and the physical bus, and can be applied to the fields of trucks, buses, cars, industrial control etc. It is primarily intended for high speed applications, up to 1 MBaud, in passenger cars. The device provides differential transmit capability to the bus and differential receive capability to the CAN controller, and fully compatible with the ISO 11898 standard.

### 2 Current protection

A current-limiting circuit protects the transmitter output stage from damage caused by accidental short-circuit to either positive or negative supply voltage, although power dissipation increases during this fault condition.

### 3 Fail-safe features

Pin TXD provides a pull-up towards VCC in order to force a recessive level in case pin TXD is unpowered. Pin STB provides a pull-up towards VCC in order to force the transceiver into standby mode in case pin STB is unpowered.

In the event that the VCC is lost, pins TXD, STB and RXD will become floating to prevent reverse supplying conditions via these pins.

### 4 Over temperature protection

The output drivers are protected against over-temperature conditions. If the virtual junction temperature exceeds the shutdown junction temperature  $T_{j(sd)}$ , the output drivers will be disabled until the virtual junction temperature becomes lower than  $T_{j(sd)}$  and TXD becomes recessive again.

By including the TXD condition, the occurrence of output driver oscillation due to temperature drifts is avoided.

### 5 TXD dominant time-out function

A 'TXD dominant time-out' timer circuit prevents the bus lines from being driven to a permanent dominant state (blocking all network communication) if pin TXD is forced permanently LOW by a hardware and/or software application failure. The timer is triggered by a negative edge on pin TXD.

If the duration of the LOW level on pin TXD exceeds the internal timer value ( $t_{dom}$ ), the transmitter is disabled, driving the bus lines into a recessive state. The timer is reset by a positive edge on pin TXD.

### 6 Operating modes

The SIT1040Q provides two modes of operation which are selectable via pin STB:

High-speed mode and standby mode.

High-speed mode is normal working mode, by connecting STB to ground to set the SIT1040Q to high-speed mode. In this mode the transceiver is able to transmit and receive data via the bus lines CANH and CANL. The differential receiver converts the analog data on the bus lines into digital data which is output to pin RXD via the multiplexer (MUX).






If a logic-high or open is applied to STB, the SIT1040Q enters a low-current standby mode. In this mode the transmitter and receiver are switched off, and the low-power differential receiver will monitor the bus lines. A HIGH level on pin STB activates this low-power receiver and the wake-up filter, and after tBUS the state of the CAN bus is reflected on pin RXD.



SOP8 DIMENSIONS

PACKAGE SIZE




SYMBOL	MIN./mm	TYP./mm	MAX./mm
A	1.40	-	1.80
A1	0.10	-	0.25
A2	1.30	1.40	1.50
b	0.38	-	0.51
D	4.80	4.90	5.00
E	3.80	3.90	4.00
E1	5.80	6.00	6.20
e		1.27BSC	
L	0.40	0.60	0.80
c	0.20	-	0.25
θ	0°	-	8°




LAND PATTERN EXAMPLE (Unit: mm)

**DFN3\*3-8 /HVSON8 DIMENSIONS**
**PACKAGE SIZE**

SYMBOL	MIN./mm	TYP./mm	MAX./mm
A	0.70	0.75	0.80
A1	0	0.02	0.05
A3	0.203 REF		
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D1	2.05	2.15	2.25
E1	1.10	1.20	1.30
b	0.25	0.30	0.35
e	0.65 TYP		
L	0.35	0.4	0.45



LAND PATTERN EXAMPLE (Unit: mm)



**ORDERING INFORMATION**

TYPE NUMBER	PACKAGE	PACKING
SIT1040QT	SOP8	Tape and reel
SIT1040QTK	HVSON8 / DFN3*3-8, Small shape, no leads, 8 terminals	Tape and reel


SOP8 tape packaging is 2500 pieces/disc. DFN tape packaging is 6000 pieces/disc.



TAPE AND REEL INFORMATION




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



Package Type	Reel Diameter A (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SOP8	330±1	12.4	6.60±0.1	5.30±0.10	1.90±0.1	8.00±0.1	12.00±0.1
DFN3*3-8	329±1	12.4	3.30±0.1	3.30±0.1	1.10±0.1	8.00±0.1	12.00±0.3



**REFLOW SOLDERING**


Parameter	Lead-free soldering conditions
Ave ramp up rate ( $T_L$ to $T_P$ )	3 °C/second max
Preheat time $t_s$ ( $T_{smin}=150\text{ °C}$ to $T_{smax}=200\text{ °C}$ )	60-120 seconds
Melting time $t_L$ ( $T_L=217\text{ °C}$ )	60-150 seconds
Peak temp $T_P$	260-265 °C
5°C below peak temperature $t_p$	30 seconds
Ave cooling rate ( $T_P$ to $T_L$ )	6 °C/second max
Normal temperature 25°C to peak temperature $T_P$ time	8 minutes max

**Important statement**

SIT reserves the right to change the above-mentioned information without prior notice.

**REVISION HISTORY**

Version number	Data sheet status	Revision time
V1.0	Initial version	2021.06
V1.1	Delete CANH, CANL transient voltage parameters; Modify drive propagation delay; Modify CANH, CANL differential input capacitance; Modify CANH, CANL differential input resistance; Add STB pin characteristics; Modify SOP8 package size; Modify DFN3*3-8 package size;	2022.02
V1.2	Modify the range of CANH output voltage (dominant) and CANL output voltage (dominant); Add chip pad information; Add tape information; Add reflow information; Add revision history;	2022.07