

# **SPECIFICATION**

**PART NO. : OEL9M0068-Y-E** 



This specification may be changed without any notice in order to improve performance or quality etc.

Please contact TRULY Semiconductors LTD. OLED R&D department for updated specification and product status before designing for this product or releasing the order.

# PRODUCT CONTENTS

- n PHYSICAL DATA
- n absolute maximum ratings
- n EXTERNAL DIMENSIONS
- n ELECTRICAL CHARACTERISTICS
- n TIMING OF POWER SUPPLY
- n ELECTRO-OPTICAL CHARACTERISTICS
- n Interface PIN Connections
- n COMMAND TABLE
- n INITIALIZATION CODE
- n SCHEMATIC EXAMPLE
- n RELIABILITY TESTS
- n OUTGOING QUALITY CONTROL SPECIFICATION
- n CAUTIONS IN USING OLED MODULE

| TRU         | <b>/LY</b> ®信利 | Customer |          |
|-------------|----------------|----------|----------|
| Written by  | WangGui        | App      | roved by |
| Checked by  | LiLiumin       |          |          |
| Approved by | ZhangWeicang   |          |          |

# **REVISION HISTORY**

| Rev. | Contents             | Date       |  |  |  |  |  |  |
|------|----------------------|------------|--|--|--|--|--|--|
| 0.0  | First release        | 2010-09-07 |  |  |  |  |  |  |
| 1.0  | Update the schematic | 2011-12-12 |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |
|      |                      |            |  |  |  |  |  |  |



### n PHYSICAL DATA

| No. | Items:                    | Specification:      | Unit            |
|-----|---------------------------|---------------------|-----------------|
| 1   | Diagonal Size             | 0.91                | Inch            |
| 2   | Resolution                | 128(H) x 32(V)      | Dots            |
| 3   | Active Area               | 22.38(W) x 5.58(H)  | Mm <sup>2</sup> |
| 4   | Outline Dimension (Panel) | 30.00(W) x 11.50(H) | Mm <sup>2</sup> |
| 5   | Pixel Pitch               | 0.175(W) x 0.175(H) | Mm <sup>2</sup> |
| 6   | Pixel Size                | 0.155(W) x 0.155(H) | Mm <sup>2</sup> |
| 7   | Driver IC                 | SSD1307Z            | -               |
| 8   | Display Color             | Yellow              | -               |
| 9   | Gray Scale                | 1                   | Bit             |
| 10  | Interface                 | SPI/IIC             | -               |
| 11  | IC package type           | COG                 | -               |
| 12  | Thickness                 | 1.5±0.1             | Mm              |
| 13  | Weight                    | TBD                 | g               |
| 14  | Duty                      | 1/32                | -               |

### n ABSOLUTE MAXIMUM RATINGS

Unless otherwise specified,  $V_{SS} = 0V$ 


( Ta =  $25^{\circ}$ C )

| Ite                 | ems       | Symbol      | Min  | Тур. | Max  | Unit          |
|---------------------|-----------|-------------|------|------|------|---------------|
| Supply              | Logic     | $V_{ m DD}$ | -0.3 | -    | 4    | V             |
| Voltage             |           |             | 0    | -    | 16.0 | V             |
| Operating Temperatu | re        | Тор         | -20  | -    | 70   | $^{\circ}$    |
| Storage Te          | mperature | Tst         | -30  | -    | 80   | ${\mathbb C}$ |
| Humidity            |           | -           | -    | -    | 90   | %RH           |

### **NOTE:**

Permanent device damage may occur if **ABSOLUTE MAXIMUM RATINGS** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# n EXTERNAL DIMENSIONS



# n ELECTRICAL CHARACTERISTICS

### **◆DC** Characteristics

Unless otherwise specified,  $V_{SS} = 0V$ ,  $V_{DD} = 1.65V$  to 3.3V

 $(Ta = 25^{\circ}C)$ 


|         | Items        | Symbol            | Min                 | Тур. | Max                 | Unit |
|---------|--------------|-------------------|---------------------|------|---------------------|------|
| Supply  | Logic        | $V_{ m DD}$       | 1.65                | -    | 3.3                 | V    |
| Voltage | Operating    | $V_{CC}$          | 7.0                 | -    | 15.0                | V    |
| Input   | High Voltage | $V_{\mathrm{IH}}$ | $0.8 \times V_{DD}$ | -    | -                   | V    |
| Voltage | Low Voltage  | $V_{ m IL}$       | -                   | -    | $0.2 \times V_{DD}$ | V    |
| Output  | High Voltage | $V_{\mathrm{OH}}$ | $0.9 \times V_{DD}$ | -    | -                   | V    |
| Voltage | Low Voltage  | $V_{OL}$          | -                   | -    | $0.1x V_{DD}$       | V    |

### **♦**AC Characteristics

### 1. SPI Interface

 $(VDD - VSS = 1.65V \sim 3.3V, TA = 25^{\circ}C)$ 


| Symbol             | Parameter              | Min | Тур | Max | Unit |
|--------------------|------------------------|-----|-----|-----|------|
| t <sub>cycle</sub> | Clock Cycle Time       | 100 |     | -   | ns   |
| tAS                | Address Setup Time     | 15  |     | -   | ns   |
| t <sub>AH</sub>    | Address Hold Time      | 15  |     |     | ns   |
| tess               | Chip Select Setup Time | 20  |     |     | ns   |
| t <sub>CSH</sub>   | Chip Select Hold Time  | 10  |     |     | ns   |
| t <sub>DSW</sub>   | Write Data Setup Time  | 15  |     |     | ns   |
| t <sub>DHW</sub>   | Write Data Hold Time   | 15  |     |     | ns   |
| t <sub>CLKL</sub>  | Clock Low Time         | 20  | -   | 1.  | ns   |
| t <sub>CLKH</sub>  | Clock High Time        | 20  |     | 12  | ns   |
| t <sub>R</sub>     | Rise Time              | -   |     | 40  | ns   |
| t <sub>F</sub>     | Fall Time              | 0   |     | 40  | ns   |





# 2. IIC Interface

| Symbol             | Parameter  | Min | Тур   | Max  | Unit |
|--------------------|--|-----|-------|------|------|
| t <sub>cycle</sub> | Clock Cycle Time   | 2.5 | -     | •    | us   |
| tHSTART            | Start condition Hold Time  | 0.6 | Y 25  |      | us   |
| t <sub>HD</sub>    | Data Hold Time (for "SDA <sub>OUT</sub> " pin)                               | 0   | 15-23 | 120  | ns   |
|                    | Data Hold Time (for "SDA <sub>IN</sub> " pin)                                | 300 | -     | 0¥0. | ns   |
| $t_{SD}$           | Data Setup Time  | 100 | 01-0  | 7-1  | ns   |
| tsstart            | Start condition Setup Time (Only relevant for a repeated<br>Start condition) | 0.6 | 8.00  | 450  | us   |
| t <sub>SSTOP</sub> | Stop condition Setup Time  | 0.6 | 79.5% |      | us   |
| t <sub>R</sub>     | Rise Time for data and clock pin   |     |       | 300  | ns   |
| t <sub>F</sub>     | Fall Time for data and clock pin   | 120 | Y125  | 300  | ns   |
| t <sub>IDLE</sub>  | Idle Time before a new transmission can start                                | 1.3 | -     | -    | us   |



### 3. Power on and off sequence

Power ON sequence:


- 1. Power ON VDD
- 2. After VDD become stable, set RES# pin LOW (logic low) for at least 3us (t1) (3), and then HIGH (logic high).

**Rev: 1.0** 

Dec. 12, 2011

- 3. After set RES# pin LOW (logic low), wait for at least 3us (t2). Then Power ON VCC. (1)
- 4. After VCC become stable, send command AFh for display ON. SEG/COM will be ON after 100ms (tAF).


### Power on sequence



Power OFF sequence:

- 1. Send command AEh for display OFF.
- 2. Power OFF VCC. (1), (2)
- 3. Power OFF VDD after tOFF<sup>(4)</sup> (typical tOFF=100ms)

## Power off sequence



Note:

- (1)VCC should be kept float (i.e. disable) when it is OFF.
- (2)Power Pins (VDD, VCC) can never be pulled to ground under any circumstance.
- (3) The register values are reset after t1.
- (4) VDD should not be Power OFF before VCC Power OFF.

# n ELECTRO-OPTICAL CHARACTERISTICS (Ta=25°C)

| Items            |          | Symbol | Min.    | Typ. | Max. | Unit               | Remark                                  |
|------------------|----------|--------|---------|------|------|--------------------|---|
| Operating Lumi   | nance    | L      | 85      | 100  | -    | cd /m <sup>2</sup> | Yellow                                  |
| Power Consum     | ption    | P      | -       | 13   | 20   | mW                 | 30% pixels ON<br>L=100cd/m <sup>2</sup> |
| Frame Freque     | ncy      | Fr     | -       | 100  | -    | Hz                 |   |
| Color Coordinate | Yellow   | CIE x  | 0.42    | 0.46 | 0.50 | CIE1931            | Darkroom                                |
| Color Coordinate | Tellow   | CIE y  | 0.47    | 0.51 | 0.55 |                    |   |
| Response Time    | Rise     | Tr     | -       | -    | 0.02 | ms                 | -                                       |
|                  | Decay    | Td     | -       | -    | 0.02 | ms                 | -                                       |
| Contrast Rat     | io*      | Cr     | 10000:1 | -    | -    |                    | Darkroom                                |
| Viewing Angle Ur | iformity | Δθ     | 160     | -    | -    | Degree             | -                                       |
| Operating Life   | Гіте*    | Тор    | 40,000  | -    | -    | Hours              | chess board                             |

### Note:

- 1. **80cd/m<sup>2</sup>** is based on V<sub>DD</sub>=3.0V, V<sub>CC</sub>=11.0V, contrast register value is 0xBF;
- 2. Contrast ratio is defined as follows:

Contrast ratio = Photo – detector output with OLED being "white"

Photo – detector output with OLED being "black"

3. **Life Time** is defined when the Luminance has decayed to less than 50% of the initial Luminance specification. (Odd and even chess board alternately displayed) (The initial value should be closed to the typical value after adjusting.)

# n INTERFACE PIN CONNECTIONS

| NO. | Symbol | Description   |
|-----|--------|---|
| 1   | NC     | No connection.  |
| 2   | VLSS   | Analog ground pin. It should be connected to VSS externally.  |
| 3   | VDD    | Power supply pin for core logic operation.  |
| 4   | CS#    | Chip select pin. (Active LOW)   |
| 5   | RES#   | Reset pin input, when the pin is pulled low, initialization of the chip is executed .Keep this pin HIGH (i.e. connected to VDD) during normal operation.  |
| 6   | D/C#   | In SPI mode, this pin is data/command control pin, when it is pulled HIGH, (i.e. connected to VDD), the data at d0(SDIN) pin is treated as data. When it is pulled LOW, the data at d0(SDIN) pin will be transferred to the command register.  In IIC mode, this pin acts as SA0 for slave address selection. |
| 7   | D0     | In SPI mode, this pin is serial clock input SCLK. In IIC mode, this pin is used as serial clock input SCL, must be connected to pull-up resistor.   |
| 8   | D1     | In SPI mode, this pin is treated as serial data input pin SDIN. In IIC mode, D1 and D2 should be tied together and serve as SDA <sub>in</sub> , SDA <sub>out</sub> , must be connected to pull-up resistor  |
| 9   | D2     | In SPI mode, D2 pin should be left open. In IIC mode, D2,D1 should be tied together and serve as SDA <sub>out</sub> , SDA <sub>in</sub> .   |
| 10  | IREF   | This is segment output current reference pin. A resistor should be connected between this pin and VSS to maintain the IREF current at 10uA.   |
| 11  | VCOMH  | The pin is for COM signal deselected voltage level. A capacitor should be connected between this pin and VSS.   |
| 12  | VCC    | Power supply for panel driving voltage. This is also the most positive power voltage  |
| 13  | VSS    | This is a ground pin.   |
| 14  | BS1    | MCU bus interface selection pin. When it is pulled HIGH, the interface is set as IIC, the interface will be 4-wire SPI while this pin is pulled LOW.  |
| 15  | NC     | No connection.  |

### **MCU Bus Interface Pin Selection**

| Pin name | Serial Interface | I2C Interface |
|----------|------------------|---------------|
| BS1      | 0                | 1             |

Note: 0 is connected to Vss 1 is connected to VDD.

# n COMMAND TARLE

|    | ındament  | al Co               |                     | id Ta               | ble                 |                     | 2  | 200 13   |   | (0)                              |  |
|----|---|---------------------|---------------------|---------------------|---------------------|---------------------|--|--|---|----------------------------------|--|
| /C | #Hex  | D7                  | D6                  | D5                  | D4                  | D3                  | D2   | D1   |   | Command                          | Description  |
|    | 81<br>A[7:0]  | 1<br>A <sub>7</sub> | 0<br>A <sub>6</sub> | 0<br>A <sub>5</sub> | 0<br>A <sub>4</sub> | 0<br>A <sub>3</sub> | 0<br>A <sub>2</sub>  | 0<br>A <sub>1</sub>  |   | Set Contrast<br>Control          | Double byte command to select 1 out of 256 contrast<br>steps. Contrast increases as the value increases.<br>(RESET = 7Fh)                                      |
|    | A4/A5   | 1                   | 0                   | 1                   | 0                   | 0                   | 1  | 0  |   | Entire Display<br>ON             | A4h, X <sub>0</sub> =0b: Resume to RAM content display (RESET Output follows RAM content A5h, X <sub>0</sub> =1b: Entire display ON Output ignores RAM content |
|    | A6/A7   | 1                   | 0                   | 1                   | 0                   | 0                   | 1  | 1  | 9.10  | Set<br>Normal/Inverse<br>Display | A6h, X[0]=0b: Normal display (RESET)   |
|    | AE<br>AF  | 1                   | 0                   | 1                   | 0                   | 1                   | 1  | 1  |   | Set Display<br>ON/OFF            | AEh, X[0]=0b:Display OFF (sleep mode) (RESET) AFh X[0]=1b:Display ON in normal mode  |
|    | crolling (  |                     |                     |                     |                     |                     |  |  |   |                                  | ***  |
| /C | #Hex  | D7                  | D6                  | D5                  | D4                  | D3                  | D2   | D1   | D0  | Command                          |  |
|    | 26/27<br>A[7:0]<br>B[2:0]<br>C[2:0]<br>D[2:0]<br>E[7:0]<br>F[7:0] | 0 0 * * * 0 1       | 0 0 * * * 0 1       | 1 0 * * * 0 1       | 0 0 * * * 0 1       | 0 0 * * * 0 1       | 1<br>0<br>B <sub>2</sub><br>C <sub>2</sub><br>D <sub>2</sub><br>0<br>1 | 1<br>0<br>B <sub>1</sub><br>C <sub>1</sub><br>D <sub>1</sub><br>0<br>1 | X <sub>0</sub><br>0<br>B <sub>0</sub><br>C <sub>0</sub><br>D <sub>0</sub><br>0<br>1 | Horizontal<br>Scroll Setup       | 27h, X[0]=1, Left Horizontal Scroll  |

|                  |   |            |               |              | -                                       |                                    |  |   |                                       |  |  |
|------------------|---|------------|---------------|--------------|---|------------------------------------|--|---|---------------------------------------|--|--|
|                  | rolling Co  |            |               |              |   | D2                                 | D2   | DI  | Do                                    | C  | D  |
| D/C#             |   | <b>D</b> 7 | D6            |              |   | D3                                 | D2   | Dl<br>v   |                                       | Command  | Description  |
| 0<br>0<br>0<br>0 | 29/2A<br>A[2:0]<br>B[2:0]<br>C[2:0]<br>D[2:0]<br>E[5:0] | 0 0 ***    | 0 0 * * * * * | 1 0 * * * E5 | 0<br>0<br>*<br>*<br>*<br>E <sub>4</sub> | 1<br>0<br>*<br>*<br>E <sub>3</sub> | 0<br>0<br>B <sub>2</sub><br>C <sub>2</sub><br>D <sub>2</sub><br>E <sub>2</sub> | X <sub>1</sub><br>0<br>B <sub>1</sub><br>C <sub>1</sub><br>D <sub>1</sub><br>E <sub>1</sub> | X <sub>0</sub><br>0<br>B <sub>0</sub> | Continuous<br>Vertical and<br>Horizontal<br>Scroll Setup | 29h, X <sub>1</sub> X <sub>0</sub> =01b: Vertical and Right Horizontal Scroll  2Ah, X <sub>1</sub> X <sub>0</sub> =10b: Vertical and Left Horizontal Scroll (Horizontal scroll by 1 column)  A[7:0]: Dummy byte (Set as 00h)  B[2:0]: Define start page address  |
|                  | 2E  | 0          | 0             | 1            | 0                                       | 1                                  | 1  | 1   |                                       | Deactivate<br>scroll                                     | Stop scrolling that is configured by command 26h/27h/29h/2Ah.  Note  (1) After sending 2Eh command to deactivate the scrolling action, the ram data needs to be rewritten.   |
| 0                | 2F  | 0          | 0             | 1            | 0                                       | 1                                  | 1  | 1   | 1                                     | Activate scroll  | Start scrolling that is configured by the scrolling setup commands :26h/27h/29h/2Ah with the following valid sequences:  Valid command sequence 1: 26h; 2Fh. Valid command sequence 2: 27h; 2Fh. Valid command sequence 3: 29h; 2Fh. Valid command sequence 4: 2Ah; 2Fh.  For example, if "26h; 2Ah; 2Fh." commands are issued, the setting in the last scrolling setup command, i.e. 2Ah in this case, will be executed. In other words, setting in the last scrolling setup command overwrites the setting in the previous scrolling setup commands. |

| 2. Sci | 2. Scrolling Command Table    |             |             |                                       |     |                                       |                     |                                       |        |   |  |
|--------|-------------------------------|-------------|-------------|---------------------------------------|-----|---------------------------------------|---------------------|---------------------------------------|--------|---|--|
|        |                               |             |             | Description                           |     |                                       |                     |                                       |        |   |  |
| 0<br>0 | Hex<br>A3<br>A[5:0]<br>B[5:0] | 1<br>*<br>* | 0<br>*<br>* | 1<br>A <sub>5</sub><br>B <sub>5</sub> | 0   | 0<br>A <sub>3</sub><br>B <sub>3</sub> | 0<br>A <sub>2</sub> | 1<br>A <sub>1</sub><br>B <sub>1</sub> | 1<br>A | Set Vertical<br>O Scroll Area                                     | Description  A[5:0]: Set No. of rows in top fixed area. The No. of rows in top fixed area is referenced to the top of the GDDRAM (i.e. row 0). [RESET = 0d]  B[5:0]: Set No. of rows in scroll area. This is the number of rows to be used for vertical scrolling. The scroll area starts in the first row below the top fixed area. [RESET = 39d]  Note  (1) A[5:0]+B[5:0] <= MUX ratio (2) B[5:0] <= MUX ratio (3a) Vertical scrolling offset (E[5:0] in 29h/2Ah) < B[5:0] (3b) Set Display Start Line (X5X4X3X2X1X0 of 40h~66h) < B[5:0] (4) The last row of the scroll area shifts to the first row of the scroll area. (5) For 39d MUX display A[5:0] = 0, B[5:0] < 39: whole area scrolls A[5:0] + B[5:0] < 39: central area scrolls A[5:0] + B[5:0] < 39: bottom area scrolls |
|        |                               |             |             | <u> </u>                              |     |                                       |                     | <u> </u>                              |        |   |  |
|        | dressin                       | _           |             |                                       |     |                                       |                     |                                       |        |   |  |
| D/C#   |                               |             | D6          | <b>D</b> 5                            |     | D3                                    | D2                  | _                                     |        | Command   | Description  |
| 0      | 00~0F                         | 0           | 0           | 0                                     | 0   | X <sub>3</sub>                        | X <sub>2</sub>      | $X_1$                                 |        | Set Lower Column<br>Start Address for<br>Page Addressing<br>Mode  | Set the lower nibble of the column start address register for Page Addressing Mode using X[3:0] as data bits. The initial display line register is reset to 0000b after RESET.  Note  (1) This command is only for page addressing mode.   |
| О      | 10~17                         | 0           | 0           | 0                                     | 1   | 0                                     | X <sub>2</sub>      | $X_1$                                 |        | Set Higher<br>Column Start<br>Address for Page<br>Addressing Mode | Set the higher nibble of the column start address register for Page Addressing Mode using X[2:0] as data bits. The initial display line register is reset to 0000b after RESET.  Note  (1) This command is only for page addressing mode.  |
| 0      | 20<br>A[1:0]                  | 0 *         | 0 *         | 1 *                                   | 0 * | *                                     | 0 *                 | 0<br>A <sub>1</sub>                   |        | Set Memory<br>Addressing Mode                                     | A[1:0] = 00b, Horizontal Addressing Mode<br>A[1:0] = 01b, Vertical Addressing Mode<br>A[1:0] = 10b, Page Addressing Mode<br>(RESET)<br>A[1:0] = 11b, Invalid   |

| 2 1.          | 3. Addressing Setting Command Table                 |            |                |                       |                     |                     |                     |                     |                     |                    |  |
|---------------|---|------------|----------------|-----------------------|---------------------|---------------------|---------------------|---------------------|---------------------|--------------------|--|
|               | D/C#Hex D7 D6 D5 D4 D3 D2 D1 D0 Command Description |            |                |                       |                     |                     |                     |                     | December            |                    |  |
| D/CA          | 21  | 0          | 0              | 1                     | 0                   | 0                   | 0                   | 0                   | +                   | Set Column         | -  |
| 0             |   | 1 -        |                | 1 -                   | 1                   | 1 -                 | 1 -                 | 1 -                 | 1                   |                    | Setup column start and end address                         |
| 0             | A[6:0]  | 1          | A <sub>6</sub> | A <sub>5</sub>        | 1 -                 | 1 -                 | _                   | A <sub>1</sub>      | 1 -                 | Address            | A[6:0]: Column start address, range: 0-127d,<br>(RESET=0d) |
| U             | B[6:0]  | -          | B <sub>6</sub> | <b>B</b> <sub>5</sub> | $B_4$               | $\mathbf{B}_3$      | $B_2$               | $B_1$               | $B_0$               |                    | (RESEI=0d)   |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | B[6:0]: Column end address, range : 0-127d,                |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | (RESET =127d)  |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | Note   |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | (1) This command is only for horizontal or vertical        |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | addressing mode.   |
| 0             | 22  | 0          | 0              | 1                     | 0                   | 0                   | 0                   | 1                   | 0                   | Set Page Address   | Setup page start and end address                           |
| 0             | A[2:0]  | *          | *              | *                     | *                   | *                   | $A_2$               | $A_1$               | A <sub>0</sub>      |                    | A[2:0]: Page start Address, range: 0-4d,                   |
| 0             | B[2:0]  | 1          | *              | *                     | *                   | *                   | $\mathbf{B}_{2}$    | B <sub>1</sub>      | $\mathbf{B}_0$      |                    | (RESET = 0d)   |
|               | _[]   |            |                |                       |                     |                     | -2                  |                     | -0                  |                    | B[2:0]: Page end Address, range: 0-4d,                     |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | (RESET = 4d)   |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | Note   |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | (1) This command is only for horizontal or vertical        |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | addressing mode.   |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    |  |
| 0             | B0~B4   | 1          | 0              | 1                     | 1                   | 0                   | $X_2$               | $X_1$               | $X_0$               | _                  | tSet GDDRAM Page Start Address                             |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | e(PAGE0~PAGE4) for Page Addressing Mode                    |
|               |   |            |                |                       |                     |                     |                     |                     |                     | Addressing Mode    | using X[2:0].  |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | Note   |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | (1) This command is only for page addressing mode.         |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | , , , ,  |
| 4. <b>H</b> a | rdware  | e Cor      | ıfigu          | ratio                 | n (Pa               | nel r               | esolu               | ition               | & lay               | yout related) Comi | mand Table   |
| D/C#          | Hex   | <b>D</b> 7 | <b>D</b> 6     | <b>D</b> 5            | D4                  | D3                  | D2                  | D1                  | $\mathbf{D}0$       | Command            | Description  |
| 0             | 40~66   | 0          | 1              | $X_5$                 | $X_4$               | $X_3$               | $X_2$               | $X_1$               | $X_0$               | Set Display Start  | Set display RAM display offset from 0d-38d                 |
|               |   |            |                |                       |                     |                     |                     |                     |                     | Line               | using $X_5X_4X_3X_2X_1X_0$ .                               |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | Display offset is reset to 000000b during                  |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | RESET.   |
| 0             | A0/A1   | 1          | 0              | 1                     | 0                   | 0                   | 0                   | 0                   | $X_0$               | Set Segment Re-    | A0h, X[0]=0b: column address 0 is mapped to                |
|               |   |            |                |                       |                     |                     |                     |                     |                     | map                | SEG0 (RESET)   |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | A1h, X[0]=1b: column address 127 is mapped<br>to SEG0      |
| 0             | A8  | 1          | 0              | 1                     | 0                   | 1                   | 0                   | 0                   | 0                   | Set Multiplex      | Set MUX ratio to N+1 MUX                                   |
| 0             | A[5:0]  | *          | *              | $A_5$                 | $A_4$               | $A_3$               | $A_2$               | $A_1$               | $A_0$               | Ratio              | N=A[5:0]: from 16MUX to 39MUX, RESET=                      |
|               |   |            |                | -                     | .                   |                     | -                   |                     | -                   |                    | 100110b (i.e.38d , 39Mux)                                  |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | A[5:0] from 0 to 14 are invalid entry.                     |
| 0             | C0/C8   | 1          | 1              | 0                     | 0                   | $X_3$               | 0                   | 0                   | 0                   | Set COM Output     | C0h, X[3]=0b: normal mode (RESET) Scan                     |
|               |   |            |                |                       |                     |                     |                     |                     |                     | Scan Direction     | from COM0 to COM[N-1]                                      |
|               |   |            |                |                       |                     |                     |                     |                     |                     |                    | C8h, X[3]=1b: remapped mode. Scan from                     |
|               | 1 1   | - 1        |                |                       |                     |                     |                     |                     |                     |                    | COM[N-1] to COM0   |
|               |   | I          | - 1            |                       | I                   | l l                 |                     |                     |                     |                    | NV1N1 :- 41 M-14:1.  |
| 0             | D2  | ,          | 1              | _                     | 1                   | _                   | ^                   | 1                   | 1                   | Cat Diamina Office | Where N is the Multiplex ratio.                            |
| 0             | D3  | 1 *        | 1 *            | 0                     | 1                   | 0                   | 0                   | 1                   | 1                   | Set Display Offset | Set vertical shift by COM from 0d~38d.                     |
| 0             | D3<br>A[5:0]  | - 1        | 1 *            | 0<br>A <sub>5</sub>   | 1<br>A <sub>4</sub> | 0<br>A <sub>3</sub> | 0<br>A <sub>2</sub> | 1<br>A <sub>1</sub> | 1<br>A <sub>0</sub> | Set Display Offset | -  |

| 4. <b>H</b> a | . Hardware Configuration (Panel resolution & layout related) Command Table |            |            |            |           |           |    |    |               |                           |  |
|---------------|--|------------|------------|------------|-----------|-----------|----|----|---------------|---------------------------|--|
| D/C#          | Hex  | <b>D</b> 7 | <b>D</b> 6 | <b>D</b> 5 | <b>D4</b> | <b>D3</b> | D2 | D1 | $\mathbf{D}0$ | Command                   | Description  |
| 0             | DA   | 1          | 1          | 0          | 1         | 1         | 0  | 1  | 0             | Set SEG Pins              | A[4]=0b, Sequential SEG pin configuration  |
| 0             | A[5:4]   | 0          | 0          | $A_5$      | $A_4$     | 0         | 0  | 1  | _             | Hardware<br>Configuration | A[4]=1b(RESET), Alternative (odd/even) SEG<br>pin configuration<br>A[5]=0b(RESET), Disable SEG Left/Right<br>remap<br>A[5]=1b, Enable SEG Left/Right remap |

### n INITIALIZATION CODE

void InitOLED\_MASTER\_SH1307(void)

WMLCDCOM(0xAE); //Display off

WMLCDCOM(0x00); //Set column address for page addressing mode

WMLCDCOM(0x10);

WMLCDCOM(0x20); //Set page mode

WMLCDCOM(0x02);

WMLCDCOM(0x40); //Set display start line

WMLCDCOM(0x81); //Set contrast

WMLCDCOM(0XBF);

WMLCDCOM(0xA0); //Set segment remap

WMLCDCOM(0xA4); //Display Entire display ON

WMLCDCOM(0xA6); //Set nomal/inverse display

WMLCDCOM(0xA8); //Set multiplex ratio

WMLCDCOM(0x1F);

WMLCDCOM(0xC8); //Set com output scan direction

WMLCDCOM(0xB0); //Set page start address for page addressing mode

WMLCDCOM(0xD3); //Set display offset

WMLCDCOM(0x24);

WMLCDCOM(0xD5); //Set display frequency

WMLCDCOM(0x81);

WMLCDCOM(0xD9); //Set pre\_charge period

WMLCDCOM(0x22);

WMLCDCOM(0xDA); //Set seg pin hardware configuration

WMLCDCOM(0x12);

WMLCDCOM(0xDB); //Set vcom deselect level

WMLCDCOM(0x15);

Delayms(100); //Display Delay 100ms


WMLCDCOM(0xAF); //Diplay on }

Note:


Set appropriate parameters of initialization base on actual application.



# n SCHEMATIC EXAMPLE SPI interface



### **IIC** interface



### **NOTE:**

- 1. R1=R2=( $V_{CC}$ -3)V/10uA=(12-3)V/10uA≈910K $\Omega$ ,R3=R4=10K, C1=C2=C4=C5=2.2uF, C3=C6=1.0uF;
- 2. The VCC should connect a external voltage;
- 3. In SPI, the read function is not possible.



# TRULY®信利 TRULY SEMICONDUCTORS LTD.

**Rev: 1.0** Dec. 12, 2011

# n RELIABILITY TESTS

|   | Item   | Condition   | Criterion  |  |  |
|---|--|---|--|--|--|
| High Te                                 | emperature Storage (HTS)   | 80±2°€, 200 hours   | <ol> <li>After testing, the function test is ok.</li> <li>After testing, no addition to the defect.</li> </ol> |  |  |
| High Ter                                | nperature Operating (HTO)  | 70±2°€, 96 hours  | 3. After testing, the change of luminance should be within +/- 50% of initial value.                           |  |  |
| Low Te                                  | emperature Storage (LTS)   | -30±2°C, 200 hours  | 4. After testing, the change for the mono and area color must be within (+/-0.02, +/-                          |  |  |
| Low Ten                                 | nperature Operating (LTO)  | -20±2°€, 96 hours   | 0.02) and for the full color it must be within (+/-0.04, +/-0.04) of initial value based on                    |  |  |
| High Tempe                              | erature / High Humidity Storage (HTHHS)                              | 50±3°C, 90%±3%RH, 120<br>hours  | 1931 CIE coordinates.  5. After testing, the change of total current consumption should be                     |  |  |
| Thermal S                               | hock (Non-operation) (TS)  | -20±2°C ~ 25°C ~ 70±2°C<br>(30min) (5min) (30min)<br>10cycles   | within +/- 50% of initial value.   |  |  |
| Vibration (Packing)                     | 10~55~10Hz,amplitu<br>de 1.5mm, 1 hour for<br>each direction x, y, z | 1. One box for each test.   |  |  |  |
| Drop<br>(Packing)                       | Height: 1 m, each time for 6 sides, 3 edges, 1 angle                 | 2. No addition to the cosmetic  | and the electrical defects.  |  |  |
| ESD<br>(finished<br>product<br>housing) | ±4kV (R: 330Ω C:<br>150pF , 10times, air<br>discharge)               | <ol> <li>After testing, cosmetic and electrical defects should not happen.</li> <li>In case of malfunction or defect caused by ESD damage, it would be judged as a good part if it would be recovered to normal state after resetting.</li> </ol> |  |  |  |

Note: 1) For each reliability test, the sample quantity is 3, and only for one test item.

- 2) The HTHHS test is requested the Pure Water(Resistance>10M $\Omega$ ).
- 3) The test should be done after 2 hours of recovery time in normal environment.



# n OUTGOING QUALITY CONTROL SPECIFICATION

### **♦**Standard


According to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993, General Inspection Level II.

**Rev: 1.0** 

Dec. 12, 2011

### **◆**Definition

- 1 Major defect: The defect that greatly affect the usability of product.
- 2 Minor defect: The other defects, such as cosmetic defects, etc.
- 3 Definition of inspection zone:



Zone A: Active Area


Zone B: Viewing Area except Zone A

Zone C: Outside Viewing Area

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble of quality and assembly to customer's product.

## **◆Inspection Methods**

1 The general inspection: under 20W x 2 or 40W fluorescent light, about 30cm viewing distance, within 45° viewing angle, under 25±5°C.



2 The luminance and color coordinate inspection: By PR705 or BM-7 or the equal equipments, in the dark room, under 25±5°C.

# **◆Inspection Criteria**

1 Major defect: AOL= 0.65

| Item              | Criterion  |  |  |  |  |  |  |  |
|-------------------|--|--|--|--|--|--|--|--|
|                   | 1. No display or abnormal display is not accepted        |  |  |  |  |  |  |  |
| Function Defect   | 2. Open or short is not accepted.                        |  |  |  |  |  |  |  |
|                   | 3. Power consumption exceeding the spec is not accepted. |  |  |  |  |  |  |  |
| Outline Dimension | Outline dimension exceeding the spec is not accepted.    |  |  |  |  |  |  |  |
| Glass Crack       | Glass crack tends to enlarge is not accepted.            |  |  |  |  |  |  |  |

2 Minor Defect : AQL= 1.5

| Item                 |  | Criterion  |                 |         |  |  |  |  |  |
|----------------------|--|--|-----------------|---------|--|--|--|--|--|
|                      | Size   | (mm)   | Accepted Qty    |         |  |  |  |  |  |
| Spot                 |  |  | Area A + Area B | Area C  |  |  |  |  |  |
| Defect (dimming      |  | $\Phi \leq 0.07$   | Ignored         |         |  |  |  |  |  |
| and                  | <b>Y</b>   | $0.07 < \Phi \le 0.10$   | 3               | Ignored |  |  |  |  |  |
| lighting             | X  | $0.10 < \Phi \le 0.15$   | 1               |         |  |  |  |  |  |
| spot)                | <del>                                   </del>   | 0.15<Φ   | 0               |         |  |  |  |  |  |
|                      | Note: $\Phi = (x + y) /$   | 2  |                 |         |  |  |  |  |  |
| Line                 | L ( Length ): mm   | W (Width): mm  | Area A + Area B | Area C  |  |  |  |  |  |
| Defect               | /  | W ≦ 0.02   | Ignored         | ,       |  |  |  |  |  |
| (dimming and         | L≦3.0  | $0.02 < W \le 0.03$  | 2               |         |  |  |  |  |  |
| lighting             | L≦2.0  | $0.03 < W \le 0.05$  | 1               | Ignored |  |  |  |  |  |
| line)                | /  | 0.05 <w< td=""><td>As spot defect</td><td colspan="2"></td></w<> | As spot defect  |         |  |  |  |  |  |
| Polarizer Stain      | Stain which can be wiped off lightly with a soft cloth or similar cleaning is accepted, otherwise, according to the Spot Defect and the Line Defect. |  |                 |         |  |  |  |  |  |
|                      | 1. If scratch can be seen during operation, according to the criterions of the Spot Defect and the Line Defect.                                      |  |                 |         |  |  |  |  |  |
|                      | 2. If scratch can be seen only under non-operation or some special angle, the criterion is as below:   |  |                 |         |  |  |  |  |  |
| Polarizer            | L (Length): mm   | W (Width): mm  | Area A + Area B | Area C  |  |  |  |  |  |
| Scratch              | /  | W ≤ 0.02   | Ignore          |         |  |  |  |  |  |
|                      | 3.0 <l≦5.0< td=""><td><math>0.02 &lt; W \le 0.04</math></td><td>2</td><td></td></l≦5.0<>   | $0.02 < W \le 0.04$  | 2               |         |  |  |  |  |  |
|                      | L≦3.0  | $0.04 < W \le 0.06$  | 1               | Ignore  |  |  |  |  |  |
|                      | /  | 0.06 <w< td=""><td>0</td><td colspan="2">-</td></w<>             | 0               | -       |  |  |  |  |  |
|                      | Si   | ze   | Area A + Area B | Area C  |  |  |  |  |  |
| D 1 '                |  | Φ≤0.20   | Ignored         |         |  |  |  |  |  |
| Polarizer Air Bubble | <b>Y</b>   | $0.20 < \Phi \le 0.30$   | 2               | Ignored |  |  |  |  |  |
|                      | X  | $0.30 < \Phi \le 0.50$   | 1               |         |  |  |  |  |  |
|                      |  | 0.50<Ф   | 0               |         |  |  |  |  |  |

|                 |   | , ,                     |  |  |  |  |  |  |
|-----------------|---|-------------------------|--|--|--|--|--|--|
|                 | 1. On the corner  |                         |  |  |  |  |  |  |
|                 |   | (mm)                    |  |  |  |  |  |  |
|                 |   | x ≤ 1.5                 |  |  |  |  |  |  |
|                 |   | y ≤1.5                  |  |  |  |  |  |  |
|                 |   | z ≤t                    |  |  |  |  |  |  |
|                 | z J   |                         |  |  |  |  |  |  |
| Glass<br>Defect | 2. On the bonding edge  |                         |  |  |  |  |  |  |
| (Glass          | ,   | (mm)                    |  |  |  |  |  |  |
| Chiped)         | 77 12   | $X \leq a/4$            |  |  |  |  |  |  |
|                 |   | y ≤s/3 &≤0.7            |  |  |  |  |  |  |
|                 | t t   | $z \leq t$              |  |  |  |  |  |  |
|                 | 7   |                         |  |  |  |  |  |  |
|                 | 3. On the other edges   |                         |  |  |  |  |  |  |
|                 |   | (mm)                    |  |  |  |  |  |  |
|                 |   | $x \leq a/8$            |  |  |  |  |  |  |
|                 |   | y ≤ 0.7                 |  |  |  |  |  |  |
|                 |   | $z \leq t$              |  |  |  |  |  |  |
|                 |   |                         |  |  |  |  |  |  |
|                 | Note: t: glass thickness; s: pad width; a: the length of the edge   |                         |  |  |  |  |  |  |
| TCP<br>Defect   | Crack, deep fold and deep pressure mark on the TCP are not accepted |                         |  |  |  |  |  |  |
| Pixel Size      | The tolerance of display pixel dimension s the spec                 | hould be within ±20% of |  |  |  |  |  |  |
| Luminance       | Refer to the spec or the reference sample                           |                         |  |  |  |  |  |  |
| Color           | Refer to the spec or the reference sample                           |                         |  |  |  |  |  |  |

# n CAUTIONS IN USING OLED MODULE

# **◆Precautions For Handling OLED Module:**

1. OLED module consists of glass and polarizer. Pay attention to the following items when handling:

**Rev: 1.0** 

Dec. 12, 2011

- i. Avoid drop from high, avoid excessive impact and pressure.
- ii. Do not touch, push or rub the exposed polarizers with anything harder than an HB pencil lead.
- iii. If the surface becomes dirty, breathe on the surface and gently wipe it off with a soft dry cloth. If it is terrible dirty, moisten the soft cloth with Isopropyl alcohol or Ethyl alcohol. Other solvents may damage the polarizer. Especially water, Ketone and Aromatic solvents.
- iv. Wipe off saliva or water drops immediately, contact the polarizer with water over a long period of time may cause deformation.
- v. Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peeling-off may occur with high temperature and high humidity.
- vi. Condensation on the surface and the terminals due to cold or anything will damage, stain or dirty the polarizer, so make it clean as the way of iii.
- 2. Do not attempt to disassemble or process the OLED Module.
- 3. Make sure the TCP or the FPC of the Module is free of twisting, warping and distortion, do not pull or bend them forcefully, especially the soldering pins. On the other side, the SLIT part of the TCP is made to bend in the necessary case.
- 4. When assembling the module into other equipment, give the glass enough space to avoid excessive pressure on the glass, especially the glass cover which is much more fragile.
- 5. Be sure to keep the air pressure under 120 kPa, otherwise the glass cover is to be cracked.
- 6. Be careful to prevent damage by static electricity:
  - i. Be sure to ground the body when handling the OLED Modules.
  - ii. All machines and tools required for assembling, such as soldering irons, must be properly grounded.
  - iii. Do not assemble and do no other work under dry conditions to reduce the amount of static electricity generated. A relative humidity of 50%-60% is recommended.
  - iv. Peel off the protective film slowly to avoid the amount of static electricity generated.
  - v. Avoid to touch the circuit, the soldering pins and the IC on the Module by the body.
  - vi. Be sure to use anti-static package.
- 7. Contamination on terminals can cause an electrochemical reaction and corrade the terminal circuit, so make it clean anytime.
- 8. All terminals should be open, do not attach any conductor or semiconductor on the terminals.
- 9. When the logic circuit power is off, do not apply the input signals.
- 10. Power on sequence:  $V_{DD} \rightarrow V_{CC}$ , and power off sequence:  $V_{CC} \rightarrow V_{DD}$ .
- 11. Be sure to keep temperature, humidity and voltage within the ranges of the spec, otherwise shorten Module's life time, even make it damaged.
- 12. Be sure to drive the OLED Module following the Specification and datasheet of IC controller, otherwise something wrong may be seen.
- 13. When displaying images, keep them rolling, and avoid one fixed image displaying more

than 30 seconds, otherwise the residue image is to be seen. This is the speciality of OLED.

**Rev: 1.0** 

Dec. 12, 2011

# **◆**Precautions For Soldering OLED Module:

1. Soldering temperature :  $260^{\circ}\text{C} \pm 10^{\circ}\text{C}$ .

- 2. Soldering time: 3-4 sec.
- 3. Repeating time: no more than 3 times.
- 4. If soldering flux is used, be sure to remove any remaining flux after finishing soldering operation. (This does not apply in the case of a non-halogen type of flux.) It is recommended to protect the surface with a cover during soldering to prevent any damage due to flux spatters.

# **◆** Precautions For Storing OLED Module:

- 1. Be sure to store the OLED Module in the vacuum bag with dessicant.
- 2. If the Module can not be used up in 1 month after the bag being opened, make sure to seal the Module in the vacuum bag with dessicant again.
- 3. Store the Module in a dark place, do not expose to sunlight or fluorescent light.
- 4. The polarizer surface should not touch any other objects. It is recommended to store the Module in the shipping container.
- 5. It is recommended to keep the temperature between  $0^{\circ}$ C and  $30^{\circ}$ C, the relative humidity not over 60%.

# **♦** Limited Warranty

Unless relevant quality agreements signed with customer and law enforcement, for a period of 12 months from date of production, all products (except automotive products) TRULY will replace or repair any of its OLED modules which are found to be functional defect when inspected in accordance with TRULY OLED acceptance standards (copies available upon request). Cosmetic/visual defects must be returned to TRULY within 90 days of shipment. Confirmation of such date should be based on freight documents. The warranty liability of TRULY is limited to repair and/or replacement on the terms above. TRULY will not be responsible for any subsequent or consequential events.

# **◆**Return OLED Module Under Warranty:

- 1. No warranty in the case that the precautions are disregarded.
- 2. Module repairs will be invoiced to the customer upon mutual agreement. Modules must be returned with sufficient description of the failures or defects.

### **◆PRIOR CONSULT MATTER**

- 1. For TRULY standard products, we keep the right to change material, process ... for improving the product property without any notice on our customer.
- 2. If you have special requirement about reliability condition, please let us know before you start the test on our samples.