


**FEATURES**

- Fully compatible with the ISO 11898 standard
- AEC-Q100 qualified
- Thermally protected
- $\pm 40\text{V}$  BUS Protection
- Transmit Data (TXD) dominant time-out function
- Low-power standby mode with wake-up function
- SIT1044QT/3 and SIT1044QTK/3 can be interfaced directly to microcontrollers with supply voltages from 3.3V to 5V
- Under-voltage protection
- Timing guaranteed for data rates up to 5 Mbps in the (CAN FD) fast phase
- Very low ElectroMagnetic Emission (EME)
- Transceiver in unpowered state disengages from the bus (zero load)
- The typical loop delay from TXD to RXD is less than 100ns
- Provide DFN3\*3-8/HVSON8 package




**PRODUCT APPEARANCE**


Provide Green and Environmentally  
Friendly Lead-free package

**DESCRIPTION**

SIT1044Q is an interface chip used between the CAN protocol controller and the physical bus. It can be used in trucks, buses, cars, industrial control and other fields. It supports 5Mbps (CAN FD) flexible data rate, and has a connection between the bus and the CAN protocol controller. The ability to perform differential signal transmission between the bus and the CAN protocol controller.

PARAMETER	SYMBOL	CONDITION	MIN.	MAX.	UNIT
Supply voltage	VCC		4.75	5.25	V
VIO voltage	VIO		2.95	5.25	V
Maximum transmission rate	$1/t_{\text{bit}}$	Non-return to zero code	5		Mbaud
CANH/CANL input or output voltage	$V_{\text{can}}$		-40	+40	V
Bus differential voltage	$V_{\text{diff}}$		1.5	3.0	V
Virtual junction temperature	$T_j$		-40	150	$^{\circ}\text{C}$

**PIN CONFIGURATION**

**LIMITING VALUES**


PARAMETER	SYMBOL	VALUE	UNIT
Supply voltage	VCC	-0.3~+7	V
MCU side port	TXD, RXD, STB, VIO	-0.3~+7	V
Bus side input voltage	CANL, CANH	-40~+40	V
Bus differential breakdown voltage	$V_{CANH-CANL}$	-27~27	V
Storage temperature		-55~150	°C
Virtual junction temperature		-40~150	°C
Welding temperature range		300	°C
Continuous power consumption	SOP8	400	mW

The maximum limit parameters means that exceeding these values may cause irreversible damage to the device. Under these conditions, it is not conducive to the normal operation of the device. The continuous operation of the device at the maximum allowable rating may affect the reliability of the device. The reference point for all voltages is ground.

## PINNING

PIN	SYMBOL	DESCRIPTION
1	TXD	transmit data input
2	GND	ground
3	VCC	supply voltage
4	RXD	receive data output; reads out data from the bus lines
5	VIO	transceiver I/O level conversion power supply voltage (SIT1044QT/3 )
5	N.C.	not connected (SIT1044QT)
6	CANL	LOW-level CAN bus line
7	CANH	HIGH-level CAN bus line
8	STB	standby mode control input

Note: The metal pad on the back of the SIT1044QTK/3 package is recommended to be grounded

**FUNCTIONAL BLOCK DIAGRAM**


**DRIVER ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
CANH dominant output voltage	$V_{OH(D)}$	TXD=0V, STB=0V, R <sub>L</sub> =50Ω to 65Ω, Fig.1, Fig.2	2.75	3.5	4.5	V
CANL dominant output voltage	$V_{OL(D)}$		0.5	1.5	2.25	V
Bus dominant differential output voltage	$V_{OD(D)}$	TXD=0V,STB=0V,t<t <sub>dom_TXD</sub>				
		R <sub>L</sub> =50Ω to 65Ω	1.5		3	V
		R <sub>L</sub> =45Ω to 70Ω	1.4		3.3	
Bus recessive differential output voltage	$V_{OD(R)}$	TXD=VIO, STB=VIO, no load	-0.2		0.2	V
		TXD=VIO, STB=0V, no load	-0.5		0.05	V
Bus recessive output voltage	$V_{O(R)}$	STB=0V; TXD=VIO; no load	2	0.5VCC	3	V
		STB=VIO;no load	-0.1		0.1	
Transmitter dominant voltage symmetry	$V_{dom(TX)_{sym}}$	$V_{dom(TX)_{sym}}=VCC-V_{CANH} - V_{CANL}$	-400		400	mV
Transmitter voltage symmetry	$V_{TX_{sym}}$	$V_{TX_{sym}}=V_{CANH}+V_{CANL}$ <sup>[1]</sup> ; f <sub>TXD</sub> =250kHz,1MHz or 2.5MHz; C <sub>SPLIT</sub> =4.7nF, Fig.7	0.9VCC		1.1VCC	V
Common-mode output voltage	$V_{OC}$	STB=0V, Fig.2	2	0.5VCC	3	V
Dominant short-circuit output current	$I_{OS\_dom}$	VTXD=0V; t<t <sub>dom_TXD</sub> ; VCC=5V				
		Pin CANH; VCANH= -15V to 40V	-100		100	mA
		Pin CANL; VCANL= -15V to 40V	-100		100	mA
Recessive short-circuit output current	$I_{O(R)}$	TXD=VIO; -27V< CANH=CANL<32V	-5		5	mA

[1] Not tested in production; guaranteed by design.

(VCC=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub> unless specified otherwise; typical in VCC=+5V, VIO=+5V and Temp=25°C)

**DRIVER SWITCHING CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Driver timing; pins CANH, CANL, RXD; see Fig.3 and Fig.5 and Fig.6; $R_L=60\Omega$ ; $C_L=100pF$ ; $C_{RXD}=15pF$ ;						
Propagation delay time, TXD to bus recessive	$t_{d(TXD\_busrec)}$	STB=0V, Fig.3, Fig.6		90		ns
Propagation delay time, TXD to bus dominant	$t_{d(TXD\_busdom)}$	STB=0V, Fig.3, Fig.6		65		ns
Differential output signal rise time	$t_r$	STB=0V, Fig.3, Fig.6		45		ns
Differential output signal fall time	$t_f$	STB=0V, Fig.3, Fig.6		45		ns
Enable time from standby mode to dominant	$t_{stb\_nom}$			10	45	$\mu s$
TXD dominant time-out	$t_{dom\_TXD}$	Fig.4	0.8	3	6.5	ms
Bus dominant time-out time	$t_{filter\_WAKE}$	standby, Fig.8	0.5		1.8	$\mu s$
Bus wake-up filter time	$t_{dom\_WAKE}$	standby, Fig.8	0.8	3	6.5	ms

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$ ,  $V_{IO}=+5V$  and  $Temp=25^\circ C$ )

**RECEIVER ELECTRICAL CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Positive-going input threshold voltage	$V_{TH+\_dif}$	Normal mode; $-12 V \leq V_{CANL} \leq +12 V$ $-12 V \leq V_{CANH} \leq +12 V$ ;			900	mV
Negative-going input threshold voltage	$V_{TH-\_dif}$	Normal mode; $-12 V \leq V_{CANL} \leq +12 V$ $-12 V \leq V_{CANH} \leq +12 V$ ;	500			mV
Hysteresis voltage ( $V_{TH+\_dif} - V_{TH-\_dif}$ )	$V_{HYS}$	Normal mode; $-12 V \leq V_{CANL} \leq +12 V$ $-12 V \leq V_{CANH} \leq +12 V$ ;		120		mV
Positive-going input threshold voltage	$V_{TH+\_dif}$	Standby mode; $-12 V \leq V_{CANL} \leq +12 V$ ;			1150	mV

		-12 V ≤ V <sub>CANH</sub> ≤ +12 V;				
Negative-going input threshold voltage	V <sub>TH_dif</sub>	Standby mode; -12 V ≤ V <sub>CANL</sub> ≤ +12 V; -12 V ≤ V <sub>CANH</sub> ≤ +12 V;	400			mV
Receiver dominant differential input voltage	V <sub>dom_Diff</sub>	Normal mode; -12 V ≤ V <sub>CANL</sub> ≤ +12 V; -12 V ≤ V <sub>CANH</sub> ≤ +12 V;	0.9		8.0	V
		Standby mode; -12 V ≤ V <sub>CANL</sub> ≤ +12 V; -12 V ≤ V <sub>CANH</sub> ≤ +12 V;	1.15		8.0	V
Receiver recessive differential input voltage	V <sub>rec_Diff</sub>	Normal mode; -12 V ≤ V <sub>CANL</sub> ≤ +12 V; -12 V ≤ V <sub>CANH</sub> ≤ +12 V;	-3		0.5	V
		Standby mode; -12 V ≤ V <sub>CANL</sub> ≤ +12 V; -12 V ≤ V <sub>CANH</sub> ≤ +12 V;	-3		0.4	V
Power-off bus input current	I <sub>(OFF)</sub>	CANH=CANL=5V, GND=VCC=VIO=0V	-5		5	μA
Input capacitance to ground, (CANH or CANL)	C <sub>I</sub>	[1]			24	pF
Differential input capacitance	C <sub>ID</sub>	[1]			12	pF
Slew Rate	SR	Edge dominant to recessive <sup>[1]</sup>			70	V/μs
Input resistance, (CANH or CANL)	R <sub>IN</sub>	TXD=VIO,STB=0V; [1] -2 V ≤ V <sub>CANL</sub> ≤ +7 V;	9	15	28	kΩ
Differential input resistance	R <sub>ID</sub>	-2 V ≤ V <sub>CANH</sub> ≤ +7 V;	19	30	52	kΩ
Input resistance matching	R <sub>I<sub>match</sub></sub>	CANH=CANL; [1] 0 V ≤ V <sub>CANL</sub> ≤ +5 V; 0 V ≤ V <sub>CANH</sub> ≤ +5 V;	-2		2	%
The range of common-mode voltage	V <sub>COM</sub>		-12		12	V

[1] Not tested in production; guaranteed by design.

(VCC=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub> unless specified otherwise; typical in VCC=+5V, VIO=+5V and Temp=25°C)

**RECEIVER SWITCHING CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Receive timing; pins CANH, CANL, RXD; see Fig.3 and Fig.5 and Fig.6; $R_L=60\Omega$ ; $C_L=100pF$ ; $C_{RXD}=15pF$ ;						
Propagation delay time, bus recessive to RXD	$t_{d(busrec\_RXD)}$	STB=0V, Fig.3, Fig.6		65		ns
Propagation delay time, bus dominant to RXD	$t_{d(busdom\_RXD)}$	STB=0V, Fig.3, Fig.6		60		ns
RXD signal rise time	$t_r$	STB=0V, Fig.3, Fig.6		10		ns
RXD signal fall time	$t_f$	STB=0V, Fig.3, Fig.6		10		ns

(VCC=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub> unless specified otherwise; typical in VCC=+5V, VIO=+5V and Temp=25°C)

**DEVICE SWITCHING CHARACTERISTICS**

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Transceiver timing; pins CANH, CANL, TXD and RXD; see Fig.3 and Fig.5 and Fig.6; $R_L=60\Omega$ ; $C_L=100pF$ ; $C_{RXD}=15pF$ ;						
Loop delay 1, driver input to receiver output, Recessive to Dominant	$t_{loop1}$	STB=0V, Fig.3, Fig.6		80	220	ns
Loop delay 2, driver input to receiver output, Dominant to Recessive	$t_{loop2}$	STB=0V, Fig.3, Fig.6		90	220	ns
Bit time of BUS output pin	$t_{bit(BUS)}$	$t_{bit(TXD)}=500ns^{[1]}$ , Fig.5, Fig.6	435		530	ns
		$t_{bit(TXD)}=200ns^{[2]}$ , Fig.5, Fig.6	155		210	ns



Bit time of RXD output pin	$t_{bit(RXD)}$	$t_{bit(TXD)}=500ns^{[1]}$ , Fig.5, Fig.6	400		550	ns
		$t_{bit(TXD)}=200ns^{[2]}$ , Fig.5, Fig.6	120		220	ns
Receiver timing symmetry	$\Delta t_{rec}$	$t_{bit(TXD)}=500ns^{[1]}$ , Fig.5, Fig.6	-65		+40	ns
		$t_{bit(TXD)}=200ns^{[2]}$ , Fig.5, Fig.6	-45		+15	ns

[1] Transmitted recessive bit width at 2Mbit/s.

[2] Transmitted recessive bit width at 5Mbit/s.

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$ ,  $V_{IO}=+5V$  and  $Temp=25^{\circ}C$ )

### OVER TEMPERATURE PROTECTION

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Shutdown junction temperature	$T_j(sd)$			190		$^{\circ}C$

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$ ,  $V_{IO}=+5V$  and  $Temp=25^{\circ}C$ )

### UNDER-VOLATAGE PROTECTION

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
VCC under-voltage protection	$V_{uvd\_VCC}$		3.5	3.9	4.3	V
VIO under-voltage protection	$V_{uvd\_VIO}$		2.1	2.5	2.7	V

( $V_{CC}=5V\pm 5\%$  and  $Temp=T_{MIN}\sim T_{MAX}$  unless specified otherwise; typical in  $V_{CC}=+5V$ ,  $V_{IO}=+5V$  and  $Temp=25^{\circ}C$ )

### TXD PIN CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
HIGH-level input current	$I_{IH}(TXD)$	TXD=VIO	-5		5	$\mu A$

LOW-level input current	$I_{IL}(TXD)$	TXD=0V	-260	-150	-30	$\mu A$
When VCC=0V, current on TXD pin	$I_{O(off)}$	VCC=VIO=0V, TXD=VIO	-1		1	$\mu A$
HIGH-level input voltage	$V_{IH}$		$0.7V_{IO}^{[1]}$		$V_{IO}^{[1]}+0.3$	V
LOW-level input voltage	$V_{IL}$		-0.3		$0.3V_{IO}^{[1]}$	V
Open voltage on TXD pin	TXD <sub>O</sub>		H			logic

[1] SIT1044QT model  $V_{IO}=V_{CC}$

(VCC=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub> unless specified otherwise; typical in VCC=+5V VIO=5V and Temp=25°C)

### STB PIN CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
HIGH-level input current	$I_{IH}(STB)$	STB=VIO	-2		2	$\mu A$
LOW-level input current	$I_{IL}(STB)$	STB=0V	-15		-1	$\mu A$
When VCC=0V, current on STB pin	$I_{O(off)}$	VCC=VIO=0V, STB=VIO	-1		1	$\mu A$
HIGH-level input voltage	$V_{IH}$		$0.7V_{IO}^{[1]}$		$V_{IO}^{[1]}+0.3$	V
LOW-level input voltage	$V_{IL}$		-0.3		$0.3V_{IO}^{[1]}$	V
Open voltage on STB pin	STB <sub>O</sub>		H			logic

[1] SIT1044QT model  $V_{IO}=V_{CC}$

(VCC=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub> unless specified otherwise; typical in VCC=+5V, VIO=5V and Temp=25°C)

### RXD PIN CHARACTERISTICS

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
HIGH-level input current	$I_{OH}(RXD)$	VIO=VCC, RXD=VIO-0.4V	-8	-3	-1	mA
LOW-level input current	$I_{OL}(RXD)$	RXD=0.4V, bus dominant	1		12	mA

When VCC=0V, current on STB pin	I <sub>o</sub> (off)	VCC=VIO=0V, RXD=VIO	-1		1	μA
------------------------------------	----------------------	------------------------	----	--	---	----

(VCC=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub> unless specified otherwise; typical in VCC=+5V, VIO=5V and Temp=25°C)

### SUPPLY CURRENT

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
VCC current (standby mode)	I <sub>CC</sub>	STB=VCC, TXD=VIO, SIT1044QT/3			5	μA
		STB=VCC, TXD=VCC, SIT1044QT		15	30	μA
VCC current (Dominant)		TXD=VIO, STB=0V, load=60Ω		45	70	mA
VCC current (Recessive)		TXD=VIO, STB=0V, no load		5	10	mA
VIO current (standby mode)	I <sub>IO</sub>	STB=TXD=VIO		14	28	μA
VIO current (Dominant)		TXD=0V, STB=0V		180	500	μA
VIO current (Recessive)		TXD=VIO, STB=0V		30	200	μA

(VCC=5V±5% and Temp=T<sub>MIN</sub>~T<sub>MAX</sub> unless specified otherwise; typical in VCC=+5V, VIO=5V and Temp=25°C)

### ESD PERFORMANCE

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
CAN bus pin contact discharge model (IEC)	V <sub>ESD_IEC</sub>	IEC 61000-4-2: Contact discharge	-4		+4	kV
CAN bus pin human body discharge model (HBM)	V <sub>ESD_HBM</sub>		-8		+8	kV

**FUNCTION TABLE**
**Table1. CAN TRANSCEIVER TRUTH TABLE**

TXD <sup>(1)</sup>	STB <sup>(1)</sup>	CANH <sup>(1)</sup>	CANL <sup>(1)</sup>	BUS STATE	RXD <sup>(1)</sup>
L	L	H	L	Dominate	L
H or Open	L	0.5VCC	0.5VCC	Recessive	H
X	H or Open	GND	GND	Recessive	H

(1) H=high level; L=low level; X=irrelevant

**Table 2. RECEIVER FUNCTION TABLE**

V <sub>ID</sub> =CANH-CANL	RXD <sup>(1)</sup>	Bus State <sup>(1)</sup>
V <sub>ID</sub> ≥0.9V	L	Dominate
0.5 < V <sub>ID</sub> < 0.9V	?	?
V <sub>ID</sub> ≤0.5V	H	Recessive
Open	H	Recessive




(1) H=high-level; L=low-level; ?=uncertain




**Table 3. Under-voltage protection status table**

VCC	VIO <sup>(1)</sup>	BUS STATE	BUS OUT <sup>(2)</sup>	RXD <sup>(2)</sup>
VCC>V <sub>uvd_VCC</sub>	VIO>V <sub>uvd_VIO</sub>	normal	According to STB and TXD	Follow the bus
VCC<V <sub>uvd_VCC</sub>	VIO>V <sub>uvd_VIO</sub>	Protected state	GND	H
VCC>V <sub>uvd_VCC</sub>	VIO<V <sub>uvd_VIO</sub>	Protected state	Z	H
VCC<V <sub>uvd_VCC</sub>	VIO<V <sub>uvd_VIO</sub>	Protected state	Z	H

(1) Only SIT1044QT/3 version;


(2) H=high level; Z=high impedance state;



**TEST CIRCUIT**

**Fig.1 Driver Voltage, Current, and Test Definition**

**Fig.2 Bus Logic State Voltage Definition**

**Fig.3 Transceiver timing diagram**


**Fig.4 Dominant overtime test circuit and waveform**

**Fig.5  $t_{bit}$  test circuit and waveform**


The VIO pin is internally connected to pin VCC in the non-VIO product variants SIT1044QT

**Fig.6 CAN transceiver timing test circuit**



**TYPICAL APPLICATION TEST**




**ADDITIONAL DESCRIPTION**
**1 Sketch**

SIT1044Q is an interface chip applied between the CAN protocol controller and the physical bus. It can be used in trucks, buses, cars, industrial control and other fields. It supports 5Mbps (CAN FD) flexible data rate, and has a connection between the bus and the CAN protocol controller. The ability to perform differential signal transmission between them is fully compatible with the "ISO 11898-2: 2016" standard.

**2 Over temperature protection**


SIT1044Q has an over-temperature protection function. After the over-temperature protection is triggered, the drive tube will be turned off, because the drive tube is the main energy-consuming component. Turning off the drive tube can reduce power consumption and thus reduce the chip temperature. At the same time, other parts of the chip are still working normally.

**3 Under-voltage protection**

The SIT1044Q power supply pin has an under-voltage detection function, which can put the device in a protected mode. This protects the bus when VCC is lower than  $V_{uvd\_VCC}$  or VIO is lower than  $V_{uvd\_VIO}$  (if applicable).

**4 Operating modes**

The control pin STB allows two working modes to be selected: high-speed mode and standby mode. The high-speed mode is a normal operating mode and is selected by grounding the pin STB. Both the CAN driver and the receiver can operate normally and CAN communication is carried out in both directions. Pin STB set to high level or VCC undervoltage (SIT1044T/3), and the standby module will detect the signal on the bus. When complete dominant-recessive-dominant pattern within  $t_{dom\_WAKE}$  to be recognized as a valid wake up pattern (see Fig.8). Otherwise, the internal wake up is reset. The complete wake up pattern will then need to be re-transmitted to trigger a wake-up event. Pin RXD remains HIGH until the wake up event has been triggered.





**Fig.8 Wake-up timing**

### 5 Explicit timeout function

In high-speed mode, if the low-level duration on pin TXD exceeds the internal timer value ( $t_{dom\_BUS}$ ), the transmitter will be disabled and drive the bus into a recessive state. It can prevent the pin TXD from being forced to a permanent low level due to a hardware or software application failure, causing the bus line to be driven to a permanent dominant state (blocking all network communications). A rising edge signal on pin TXD can be reset.

**SOP8 DIMENSIONS**
**PACKAGE SIZE**




SYMBOL	MIN./mm	TYP./mm	MAX./mm
A	1.40	-	1.80
A1	0.10	-	0.25
A2	1.30	1.40	1.50
b	0.38	-	0.51
D	4.80	4.90	5.00
E	3.80	3.90	4.00
E1	5.80	6.00	6.20
e		1.27BSC	
L	0.40	0.60	0.80
c	0.20	-	0.25
$\theta$	0°	-	8°




LAND PATTERN EXAMPLE (Unit: mm)

**DFN3\*3-8 /HVSON8 DIMENSIONS**
**PACKAGE SIZE**

SYMBOL	MIN/mm	TYP/mm	MAX/mm
A	0.70	0.75	0.80
A1	0	0.02	0.05
A3	0.203 REF		
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D1	2.05	2.15	2.25
E1	1.10	1.20	1.30
b	0.25	0.30	0.35
e	0.65 TYP		
L	0.35	0.4	0.45




LAND PATTERN EXAMPLE (Unit: mm)




**ORDERING INFORMATION**

TYPE NUMBER	PACKAGE	PACKING
SIT1044QT	SOP8	Tape and reel
SIT1044QT/3	SOP8	Tape and reel
SIT1044QTK/3	HVSON8 / DFN3*3-8, Small shape, no leads, 8 terminals	Tape and reel


SOP8 package is 2500 pieces/disc. HVSON8 / DFN3\*3-8 package is 6000 pieces/disc.

**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



Package Type	Reel Diameter A (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SOP8	330±1	12.4	6.60±0.1	5.30±0.10	1.90±0.1	8.00±0.1	12.00±0.1
DFN3*3-8	329±1	12.4	3.30±0.1	3.30±0.1	1.10±0.1	8.00±0.1	12.00±0.3

**REFLOW SOLDERING**


Parameter	Lead-free soldering conditions
Ave ramp up rate ( $T_L$ to $T_P$ )	3 °C/second max
Preheat time $t_s$ ( $T_{smin}=150\text{ °C}$ to $T_{smax}=200\text{ °C}$ )	60-120 seconds
Melting time $t_L$ ( $T_L=217\text{ °C}$ )	60-150 seconds
Peak temp $T_P$	260-265 °C
5°C below peak temperature $t_p$	30 seconds
Ave cooling rate ( $T_P$ to $T_L$ )	6 °C/second max
Normal temperature 25°C to peak temperature $T_P$ time	8 minutes max

**Important statement**

SIT reserves the right to change the above-mentioned information without prior notice.

**REVISION HISTORY**

Version number	Data sheet status	Revision time
V1.0	Initial version	2022.04
V1.1	Modify the typical value of $t_{loop1}$ ; Modify the typical value of $t_{loop2}$ ; Modify the VCC standby mode current of the SIT1044QT; Modify VIO standby mode current, VIO dominant current, VIO recessive current;	2021.07
V1.2	Add HVSON8/DFN3*3-8, small outline, leadless package; Add DFN pin diagram;	2021.08
V1.3	Added TXD and STB pin input voltage description for SIT1044QT/3;	2021.10
V1.4	Added slew rate indicator and added superscript description;	2021.12
V1.5	Modify the busbar withstand voltage index; Modify package size;	2022.01
V1.6	Add test conditions for dominant differential voltage; Add differential voltage test index; increased bus output voltage condition; increased output voltage symmetry condition; modified explicit and recessive output short-circuit current index; added superscript description; Add receiver threshold test conditions; Add dominant and recessive output differential voltage indicators; Add input differential resistor and Input resistance matching; Add receive timing condition; Add transceiver timing description conditions; Increase receive time symmetry parameter; Modify the high-level input current of the STB; Delete the driver VOD test circuit in Figure 3, and add the transceiver timing diagram; Delete the driver test circuit and voltage waveform diagram in Figure 4; Delete the definition of receiver voltage and current in Figure 5; Delete the receiver test circuit and voltage waveform in Figure 6; Deleted the common mode output voltage test and waveform in Figure 7; Delete the $t_{loop}$ test circuit and waveform in Figure 8; Deleted the short-circuit current test and waveform of the driver in Figure 10; Add Figure 6 Transceiver Test Circuit; Add Figure 7 Transceiver Driver Symmetry Test Circuit.	2022.04
V1.7	Add revision history;	2022.05
V1.8	Add AEC-Q100 information;	2022.06
V1.9	Add module power VIO tag; Updates control mode description.	2022.08