Specifications for

Blanview TFT-LCD Monitor

<u>Version 1.0</u> (Please be sure to check the specifications latest version.)

MODEL COM22H2P22DLC

Customer's Approval	
Signature:	
Name:	
Section:	
Title:	
Date:	

ORTUSTECH

ORTUS TECHNOLOGY CO., LTD.

Approved by galan

Approved by

Mon

Checked by

Prepared by

Ver.	Date	Page		Description
1.0	Sep. 2, 2015	-	-	First issue
		~		
		C	RIUS	TECHNOLOGY CO., LTD.

Page

Date

Version History

(2/56)

Contents

1. Application	••••	4
2. Outline Specifications		
2.1 Features of the Product	••••	5
2.2 Display Method	••••	5
3. Dimensions and Shape		
3.1 Dimensions	••••	7
3.2 Outward Form	••••	8
3.3 Serial Label (S-LABEL)	••••	9
4. Pin Assignment	••••	10
5. Absolute Maximum Rating	••••	12
6. Recommended Operating Conditions	••••	12
7. Characteristics		
7.1 DC Characteristics	• • • • • • • • • •	13
7.2 AC Characteristics	• • • • • • • • • •	15
7.3 Input Timing Characteristics	• • • • • • • • • •	18
7.4 Driving Timing Chart	••••	19
7.5 Example of Driving Timing Chart	••••	20
8. Description of Operation		-
8.1 Power Supply		22
8.2 Serial Communication		23
8.3 Display Data Transfer		35
8.4 Standby (Power Save) Sequence		36
8.5 Power On Sequence		38
8.6 Other Functions		40
9. Circuit		
9.1 Driving Circuit Example(Module)		41
["MODE" = "VSS"]		
9.2 Driving Circuit Example(Module)		42
["MODE" = "VDD"]		
9.3 LED Circuit		43
10. Characteristics		10
10.1 Optical Characteristics		44
10.2 Temperature Characteristics		45
11. Criteria of Judgment		10
11.1 Defective Display and Screen Quality		46
11.2 Screen and Other Appearance		47
12. Reliability Test		48
13. Packing Specifications		50
14. Handling Instruction		00
14.1 Cautions for Handling LCD panels		51
14.2 Precautions for Handling		52
14.3 Precautions for Operation	•••••	52
14.3 Precautions for Operation 14.4 Storage Condition for Shipping Cartons		52 53
14.5 Precautions for Peeling off		53 53
the Protective film		55
APPENDIX		54
		04


1. Application

This Specification is applicable to 5.52cm (2.2 inch) Blanview TFT-LCD monitor for non-military use.

- ORTUS TECHNOLOGY makes no warranty or assume no liability that use of this Product and/or any information including drawings in this Specification by Purchaser is not infringing any patent or other intellectual property rights owned by third parties, and ORTUS TECHNOLOGY shall not grant to Purchaser any right to use any patent or other intellectual property rights owned by third parties. Since this Specification contains ORTUS TECHNOLOGY's confidential information and copy right, Purchaser shall use them with high degree of care to prevent any unauthorized use, disclosure, duplication, publication or dissemination of ORTUS TECHNOLOGY'S confidential information and copy right.
- If Purchaser intends to use this Products for an application which requires higher level of reliability and/or safety in functionality and/or accuracy such as transport equipment (aircraft, train, automobile, etc.), disaster-prevention/security equipment or various safety equipment, Purchaser shall consult ORTUS TECHNOLOGY on such use in advance.
- © This Product shall not be used for application which requires extremely higher level of reliability and/or safety such as aerospace equipment, telecommunication equipment for trunk lines, control equipment for nuclear facilities or life-support medical equipment.
- ◎ It must be noted as an mechaniacl design manner, especial attention in housing design to prevent arcuation/flexureor caused by stress to the LCD module shall be considered.
- ORTUS TECHNOLOGY assumes no liability for any damage resulting from misuse, abuse, and/or miss-operation of the Product deviating from the operating conditions and precautions described in the Specification.
- ORTUS TECHNOLOGY is not responsible for any nonconformities and defects that are not specified in this specifications.
- ◎ If any issue arises as to information provided in this Specification or any other information, ORTUS TECHNOLOGY and Purchaser shall discuss them in good faith and seek solution.
- ORTUS TECHNOLOGY assumes no liability for defects such as electrostatic discharge failure occurred during peeling off the protective film or Purchaser's assembly process.


◎ This Product is compatible for RoHS directive.


Object substance	Maximum content [ppm]
Cadmium and its compound	100
Hexavalent Chromium Compound	1000
Lead & Lead compound	1000
Mercury & Mercury compound	1000
Polybrominated biphenyl series (PBB series)	1000
Polybrominated biphenyl ether series (PBDE series)	1000



2.2 Display Method

Items	Specifications	Remarks
Display type	TN type 262,144 colors or 16,777,216 colors.	
	Blanview, Normally white.	
Driving method	a-Si TFT Active matrix.	
	Line-scanning, Non-interlace.	
Dot arrangement	RGB stripe arrangement.	Refer to "Dot arrangement"
Signal input method	6-bit or 8-bit RGB,parallel input.	
Backlight type	Long life & High bright white LED.	






- Contrast characteristics under 100,000lx. (same condition as direct sunlight.)

With better contrast (higher contrast ratio), Blanview TFT-LCD has the best outdoor readability in three different types of TFT-LCD.


Below chart shows contrast value against panel surface brightness. (Horizontal: Panel surface brightness/ Vertical: Contrast value) LCD panel has enough outdoor readability above our Standard line. (ORTUS TECHNOLOGY criteria)



3. Dimensions and Shape

3.1 Dimensions

Items	Specifications	Unit	Remarks
Outline dimensions	49.96[H] × 42.95[V] × 2.92[D]	mm	Exclude FPC cable
Active area	44.16[H] × 33.12[V]	mm	5.52cm diagonal
Number of dots	960[H] × 240[V]	dot	
Dot pitch	46.0[H] × 138.0[V]	μm	
Surface hardness of the polarizer	3	Н	Load:2.0N
Weight	12.6	g	Include FPC cable



3.3 Serial Label (S-LABEL)

1) Display Items

S-label indicates the least significant digit of manufacture year (1digit), manufacture month with below alphabet (1letter), model code (5characters), serial number (6digits).

* Contents of Display

<u>* * *****</u> <u>******</u> a b c d

	Contents of display							
а	The least significant	digit of ma	nufacture ye	ar				
b	Manufacture month Jan-A May-E Sep-I							
		Feb-B Jun-F Oct-J						
		Mar-C Jul-G Nov-K						
		Apr-D		Aug-H	Dec-L			
С	Model code	22CNC 22CPC	(Made in Ja (Made in M					
d	Serial number	•						

* Example of indication of Serial label (S-label)

•Made in Japan

5J22CNC000125

means "manufactured in October 2015, model 22CN, C specifications, serial number 000125"

Made in Malaysia

5J22CPC000125

means "manufactured in October 2015, model 22CP, C specifications, serial number 000125"

2) Location of Serial Label (S-label) Refer to 3.2 "Outward Form".

4. Pin Assignment

No.	Symbol	Functi	on
		MODE(No.34pin) = "VSS"	MODE(No.34pin) = "VDD"
1	VCOM	Common-electrode driving signal.	
2	D27	Display data input for (B).	Display data input for (B).
3	D26	00h for black display	00h for black display
4	D25	D20:LSB D27:MSB	D22:LSB D27:MSB
5	D24		Driver IC carries out gamma conversion
6	D23	Driver IC carries out gamma conversion	internally.
7	D22	internally.	
8	D21		Short to VSS.
9	D20		Short to VSS.
10	D17	Display data input for (G).	Display data input for (G).
11	D16	00h for black display	00h for black display
12	D15	D10:LSB D17:MSB	D12:LSB D17:MSB
13	D14		Driver IC carries out gamma conversion
14	D13	Driver IC carries out gamma conversion	internally.
15	D12	internally.	
16	D11		Short to VSS.
17	D10		Short to VSS.
18	D07	Display data input for (R).	Display data input for (R).
19	D06	00h for black display	00h for black display
20	D05	D00:LSB D07:MSB	D02:LSB D07:MSB
21	D04		Driver IC carries out gamma conversion
22	D03	Driver IC carries out gamma conversion	internally.
23	D02	internally.	
24	D01		Short to VSS.
25	D00		Short to VSS.
26	BLON	Logic signal output for external backlight circuitry.	OPEN.
27	CS/STBY	CS:Chip select input for serial communication.	STBY:Stanby signal.
		(Lo: active)	(Lo:Normal operation, Hi:Stanby operation)
28	DI/DE	DI:Data input for serial communication.	DE:Input data effective signal.
29	SCK/REV	SCK:Clock input for serial communication.	REV:Right/Left & Up/Down Display reverse.
			(Lo:Normal Display,Hi:Reverse Display)
30	VSYNC	Vertical sync signal input.	Vertical sync signal input.(negative polarity)
31	HSYNC	Horizontal sync signal input.	Horizontal sync signal input.(negative polarity)
32	CLK	Clock input for display.	Clock input for display.
33	VSS	GND.	
34	MODE	Input specification selection input.	
35	POCB	Power on clear. (Lo: active)	
36	NC	OPEN.	
37	RVDD	Internal power supply.	
38	COMDC	Common-electrode drive DC output.	
39	NC	OPEN.	
40	VSREF	Built-in DAC reference supply.	
41	C1P	Contacting terminal of capacitor for charge pump.	
42	C1M	Contacting terminal of capacitor for charge pump.	
43	C2M	Contacting terminal of capacitor for charge pump.	
44	C2P	Contacting terminal of capacitor for charge pump.	
45	VDD	Power supply input.	

	lss	sue:	Se	p.	2,	2015	5
--	-----	------	----	----	----	------	---

No.	Symbol	Function
46	COMOUT	Square wave output for common-electrode.
47	VDD2	Internal power supply.
48	VSS	GND.
49	VSS	GND.
50	VSS	GND.
51	C3M	Contacting terminal of capacitor for charge pump.
52	C3P	Contacting terminal of capacitor for charge pump.
53	C4M	Contacting terminal of capacitor for charge pump.
54	C4P	Contacting terminal of capacitor for charge pump.
55	VVCOM	Voltage output for COMOUT.
56	NC	OPEN.
57	NC	OPEN.
58	VGH	Positive supply for gate driver.
59	C5P	Contacting terminal of capacitor for charge pump.
60	C5M	Contacting terminal of capacitor for charge pump.
61	VGL	Negative supply for gate driver.
62	NC	OPEN.
63	NC	OPEN.
64	NC	OPEN.
65	NC	OPEN.
66	BLH	LED drive power source . (Anode side)
67	BLL	LED drive power source . (Cathode side)

- Recommended connector : KYOCERA CONNECTOR PRODUCTS 6281 series [04 6281 267 2x2 846+] : HIROSE ELECTRIC CO.,LTD. FH26 series [FH26G-67S-0.3SHBW(05)]

- Please refer to the section "3.2 Outward Form" for terminal order.

- Since FPC cable has gold plated terminals, gilt finish contact shoe connector is recommended.

5. Absolute Maximum Rating

VSS=0V								
Item	Symbol	Condition	Rating		Unit	Applicable terminal		
			MIN	MAX				
Supply voltage	VDD	Ta=25° C	-0.3	6.0	V	VDD		
Input voltage 1 for logic	VI1		-0.3	VDD+0.3	V	POCB,CLK,VSYNC,HSYNC, D[27:20],D[17:10,D[07:00],		
						MODE		
Input voltage 2 for logic	VI2	1	-0.3	6.0	V	CS/STBY,DI/DE,SCK/REV		
LED forward current	IL	Ta = 25° C		35		BLH1 - BLL1		
		Ta = 70° C		15	1	BLH2 - BLL2		
Storage temperature range	Tstg		-30	80	°C			
Storage humidity range	Hstg	Non condensi moisture at or	ng in an enviro less than 40°C					

Note: Please set "Power-on" and "Power-off" sequences in accordance with the "standby sequence" described later.


6. Recommended Operating Conditions

VSS=0V								
Item	Symbol	Condition		Rating		Unit	Applicable terminal	
			MIN	TYP	MAX			
Supply voltage	VDD		2.7	3.0	3.6	V	VDD	
Input voltage 1 for logic	VI1	VDD=2.7~3.6V	0		VDD	V	POCB,CLK,VSYNC, HSYNC,D[27:20], D[17:10],D[07:00], MODE	
Input voltage 2 for logic	VI2		0		VDD	V	CS/STBY,DI/DE, SCK/REV	
Common-electrode center voltage Note1		MODE="VSS" VCOMDC[5:0] =07h~39h	1.18	1.68	2.18	V	COMDC	
		MODE="VDD"	1.18	1.68	2.18	V		
Operational temperature range	•	Note2,3	-20	25	70	°C	Panel surface temperature	
Operating humidity range		Ta≦30°C	20		80	%		
	Нор	Ta>30°C	Non condensing in an environmental moisture at or less than 30°C80%RH.					

Note1: Common-electrode center voltage indicates that optimum VCOMDC value lies within the bound of these voltages, but it does not mean that the whole range of voltages are the optimum VCOMDC value. This product must to be used with optimized VCOMDC value.

Note 2: This monitor is operatable in this temperature range. With regard to optical characteristics, refer to Item 10."CHARACTERISTICS".

Note 3: Acceptable Forward Current to LED is up to 15mA, when Ta=+70 °C. Do not exceed Allowable Forward Current shown on the chart below.



7. Characteristics

7.1 DC Characteristics

7.1.1 Display Module

Item	Symbol	Condition		Rating		Unit	Applicable termina
itoini	Cymbol	Condition	MIN	TYP	MAX	onic	
Schmitt Threshold	VP	VDD=2.7~3.6V	0.47×VDD	0.60×VDD	0.73×VDD	V	CS/STBY,DI/DE, SCK/REV,VSYNC,
voltage	VN		0.30×VDD	0.43×VDD	0.56×VDD	V	HSYNC,D[27:20], D[17:10],D[07:00],
	VH		0.08×VDD	0.17×VDD	0.27×VDD	V	CLK,POCB
Input Signal	VIH	1	0.7×VDD		VDD	V	MODE
Voltage	VIL	1	0		0.3×VDD	V	
Pull up resister value	Rpu]	45	91	182	kΩ	POCB
Pull down resister value	Rpd		45	91	182	kΩ	MODE
Output Voltage1	VDD2		4.8	5.6	6.1	V	VDD2
Output Voltage2	VGH		12.5	13.3	13.5	V	VGH
Output Voltage3	VGL		-13.5	-13.3	-12.5	V	VGL
Output	VOH	lo = -1.0mA	VDD - 0.5		VDD	V	BLON
Voltage4	VOL	lo = 1.0mA	0		0.5	V	
Operating Current	IDD	fCLK=6.75MHz Color bar display BRIGHT[5:0],CONTRAST[3:0] = Initial value		8.0	15.0	mA	VDD
Standby Current	IDDs	MODE="VSS",Other input with constant voltage.		11.0	30.0	μA	VDD
		MODE="VDD",Other input with constant voltage.		44.0	96.0	μA	

At "MODE" = "VSS"

(Unless otherwise noted, Ta=25°C,VDD=3.0V,VSS=0V)

			(-		,	,	- , - , - ,
Item	Symbol	Condition		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
VcomDC	VCOMDC	VCOMDC[5:0]=00h	0.94	1.04	1.14		COMDC
Adjusted value		VCOMDC[5:0]=1Fh	1.56	1.66	1.76	V	
		VCOMDC[5:0]=3Ch	2.14	2.24	2.34		

Item	Symbol	Condit	ion		Unit		
				MIN	TYP	MAX	
BRIGHT	VLCD	BRIGHT[5:0]=00h	D[*7:*0]=00h	4.10	4.25	4.40	
Adjusted value		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.92	1.07	1.22	
		BRIGHT[5:0]=1Ah	D[*7:*0]=00h	3.58	3.73	3.88	V
		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.40	0.55	0.70	
		BRIGHT[5:0]=2Eh	D[*7:*0]=00h	3.18	3.33	3.48	
		CONTRAST[3:0]=Eh	D[*7:*0]=FFh	0.00	0.15	0.30	
CONTRAST	VLCD	CONTRAST[3:0]=0h		1.35	1.50	1.65	
Adjusted value		VLCD(D[*7:*0]=00h)-VLC	CD(D[*7:*0]=FFh)				
		CONTRAST[3:0]=Eh		3.03	3.18	3.33	V
		VLCD(D[*7:*0]=00h)-VLC	CD(D[*7:*0]=FFh)				
		CONTRAST[3:0]=Fh		3.15	3.30	3.45	
		VLCD(D[*7:*0]=00h)-VLC	CD(D[*7:*0]=FFh)				

7.1.2 Backlight

Item	Symbol	Condition		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
Forward current	IL25	Ta=25° C		3.7	35.0	mA	BLH — BLL
	IL70	Ta=70° C			15.0	mA	
Forward voltage	VL	Ta=25° C, IL=3.7mA		7.8	8.2	V	
Estimated Life	LL	Ta=25° C, IL=3.7mA		(50,000)		hr	
of LED		Note					

Note: - The lifetime of the LED is defined as a period till the brightness of the LED decreases to the half of its initial value.

- This figure is given as a reference purpose only, and not as a guarantee.

- This figure is estimated for an LED operating alone. As the performance of an LED may differ when assembled as a monitor

together with a TFT panel due to different environmental temperature.Estimated lifetime could vary on a different temperature and usually

higher temperature could reduce the life significantly.


7.2 AC Characteristics

7.2.1 Display Module

(Unless otherwise noted, Ta=25°C,VDD=3.0V,VSS=0V)

Item	Symbol	Condition	Rating				Applicable terminal
			MIN	TYP	MAX		
CLK Low period	tw1L	0.1×VDD or less	20			ns	CLK
CLK High period	tw1H	0.9×VDD or more	20			ns	
Setup time 1	tsp1		10			ns	CLK,HSYNC,VSYNC
Hold time 1	thd1		10			ns	D[27:20],D[17:10],
							D[07:00],DI/DE Note
Setup time 2	tsp2		2			CLK	VSYNC, HSYNC
Hold time 2	thd2		2			CLK	
CLK frequency	fCLK			6.75	9.0	MHz	CLK


Note: The Rating value of the terminal DI/DE is effective at "MODE" = "VDD".



Issue: Sep. 2, 2015

7.2.2 Serial Communication Block(at "MODE" = "VSS")

			(Unless othe	rwise noted	, Ta=25°	C,VDD=3.0V,VSS=0V)
Symbol	Condition		Unit Applicable te			
		MIN	TYP	MAX		
tsp3		20			ns	CS/STBY
thd3		20			ns	CS/STBY
tsp4		20			ns	DI/DE
thd4		20			ns	DI/DE
tw4H		20			ns	CS/STBY
tw5L		20			ns	SCK/REV
tw5H		20			ns	SCK/REV
	tsp3 thd3 tsp4 thd4 tw4H tw5L	tsp3 thd3 tsp4 thd4 tw4H tw5L	SymbolConditionItsp320thd320tsp420thd420tw4H20tw5L20	Symbol Condition Rating MIN TYP tsp3 20 thd3 20 tsp4 20 thd4 20 tw4H 20 tw5L 20	Symbol Condition Rating MIN TYP MAX tsp3 20 thd3 20 tsp4 20 thd4 20 tw4H 20 tw5L 20	MIN TYP MAX tsp3 20 ns thd3 20 ns tsp4 20 ns thd4 20 ns tw4H 20 ns tw5L 20 ns



Note: Unless otherwise noted, each item is defined between each 50 % point of signal amplitude.

7.3 Input Timing Characteristics

7.3.1 MODE = "VSS"

Item		Symbol		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
CLK frequency		fCLK		6.75	9.0	MHz	CLK
VSYNC Frequency N	lote1	fVSYNC	54	60	66	Hz	VSYNC
Number of Frame Line		tv		262	291	Н	VSYNC,HSYNC
VSYNC Pulse Width		tw2H	4CLK	3H			VSYNC,CLK
Vertical Back Porch		tvb	0 Note2	6	31	Н	VSYNC,HSYNC,D[27:20],
Vertical Display Period		tvdp		240		Н	D[17:10],D[07:00]
HSYNC frequency		fHSYNC		15.7		kHz	HSYNC
HSYNC Cycle		th		429	573	CLK	HSYNC,CLK
HSYNC Pulse Width		tw3H	2CLK		20µs		
Horizontal Back Porch		thb	5	42		CLK	HSYNC,CLK,D[27:20],
							D[17:10],D[07:00]
Horizontal Display Period		thdp		320		CLK	CLK,D[27:20],D[17:10],
							D[07:00]

Note1: This is recommended spec to get high quality picture on display. It is customer's risk to use out of this frequency. Note2: When Vertical Back Porch is "0", please use odd number for the setting of the total number of lines that compose one field.


7.3.2 MODE = "VDD"


Item		Symbol		Rating		Unit	Applicable terminal
			MIN	TYP	MAX		
CLK frequency		fCLK		6.75	9.0	MHz	CLK
VSYNC Frequency N	lote1	fVSYNC	54	60	66	Hz	VSYNC
Number of Frame Line		tv		262	291	Н	VSYNC,HSYNC
VSYNC Pulse Width		tw2H	4CLK	3H			VSYNC,CLK
Vertical Back Porch		tvb	0 Note2	6	21 Note3	Н	VSYNC,HSYNC,DE,D[27:22],
Vertical Display Period		tvdp		240		Н	D[17:12],D[07:02]
HSYNC frequency		fHSYNC		15.7		kHz	HSYNC
HSYNC Cycle		th		429	573	CLK	HSYNC,CLK
HSYNC Pulse Width		tw3H	2CLK		20µs		
Horizontal Back Porch		thb	5	42	77 Note3	CLK	HSYNC,CLK,DE,D[27:22],
							D[17:12],D[07:02]
DE Pulse Width		tw4H		320		CLK	DE,CLK
Horizontal Display Period		thdp		320		CLK	CLK,D[27:22],D[17:12],
							D[07:02]


Note1: This is recommended spec to get high quality picture on display. It is customer's risk to use out of this frequency. Note2: When Vertical Back Porch is "0", please use odd number for the setting of the total number of lines


that compose one field.


Note3: When DE keeps "Lo" for 21H and 77CLK or longer, start capturing data automatically from "22H and 78CLK".















8.2.2 Serial Communication Timing

After input signal of CS drops from Hi to Lo, the Shift Resister loads 12 bits of serial data from DI at the rising edge of the input signal of SCK.

Mode register and DAC register load the stored data at the rising edge of the input signal of CS. When loaded DI data during the low period of CS is less than 12 bits, all loaded data are discarded . When loaded DI data during the low period of CS is 12 bits or more, the last read of 12 bits is used . Each command is executed by VSYNC immediately after the rising the edge of CS.

Serial Communication Control Block is configurable at any time during display and standby mode as it is completely independent from other circuitry run by CLK in the monitor.



(24/56
(24/56

Issue: Sep. 2, 2015

8.2.3 Serial Communication Data

Configuration of serial data for DI terminal

First											Last	
LSB											MSB	
DI0	DI1	DI2	DI3	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11	
	Register	addres	S		Data							

						LSB							MSB	LSB							MSB
Register		Add	ress		Number of	f Preset value				User setting value											
	DI0	DI1	DI2	DI3	bits for data	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11	DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
BRIGHT	0	0	0	0	6 (DI6-DI11)	-	-	0	1	0	1	1	0	-	-		l	Jser	settin	g	
VCOMDC	1	0	0	0	6 (DI6-DI11)	-	-	1	1	1	1	1	1	-	-	Optir	mum	settir	ng for	each	
																				mo	onitor
CONTRAST	0	1	0	0	4 (DI4-DI7)	0	1	1	1	-	-	-	-	ι	Jser s	setting	g	-	-	-	-
PANEL1					3 (DI9-DI11)	-	-	-	-	-	0	0	1	-	-	-	-	-	0	0	1
VDISP	1	1	0	0	5 (DI4-DI8)	1	0	1	0	1	-	-	-		Use	er set	ting		-	-	-
PANEL2					3 (DI9-DI11)	-	-	-	-	-	0	0	0	-	-	-	-	-	0	0	0
HDISP	0	0	1	0	8 (DI4-DI11)	0	1	0	1	0	0	1	0				Jser s	settin	g		
PANEL3	1	0	1	0	8 (DI4-DI11)	0	1	0	0	1	1	0	0	0	1	0	0	1	1	0	0
FUNC1	0	1	1	0	8 (DI4-DI11)	0	0	0	1	0	0	0	0	0	ι	Jser s	setting	3	0	0	0
FUNC2	1	1	1	0	8 (DI4-DI11)	1	1	1	1	0	0	0	0	Use	er set	ting	1	0	0	-	-
FUNC3	0	0	0	1	8 (DI4-DI11)	0	0	0	0	0	0	0	0	0	0		ι	Jser	settin	g	
FUNC4	1	0	0	1	8 (DI4-DI11)	1	0	0	0	0	0	0	0	1			Use	er set	ting		
PANEL4	0	1	0	1	8 (DI4-DI11)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL5	1	1	0	1	8 (DI4-DI11)	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
PANEL6	0	0	1	1	8 (DI4-DI11)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL7	1	0	1	1	8 (DI4-DI11)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL8	0	1	1	1	8 (DI4-DI11)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
PANEL9	1	1	1	1	8 (DI4-DI11)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Configuration of FUNC1 Register

bit	Function	Description
DI4	TEST 0	Please fix it to "0".
DI5	Vertical flip display	Flip image vertically (from top to bottom). 0: Normal, 1: Vertical flip
DI6	Horizontal flip display	Flip image horizontally (from side to side). 0: Normal, 1: Horizontally flip
DI7	Backlight control	Set BLON signal that controls external backlight circuitry. 0: Low 1: High
DI8	Standby control	Switch between standby and operation. 0: standby, 1: operation
DI9	TEST 1	
DI10	TEST 2	Please fix it to "0".
DI11	TEST 3	

Configuration of FUNC2 Register

bit	Function	Description				
DI4	HSYNC polarity	Change polarity of HSYNC.	0: Positive polarity,	1: Negative polarity		
DI5	VSYNC polarity	Change polarity of VSYNC.	0: Positive polarity,	1: Negative polarity		
DI6	CLK polarity	Change polarity of CLK.	0: Noninversion	1: Inversion		
DI7	TEST 4	Please fix to "1".				
DI8	TEST 5	Please fix it to "0".				
DI9	TEST 6	7				
DI10	Unused	-				
DI11	Unused					

(25/56)

SPECIFICATIONS No. 14TLM044

Issue: Sep. 2, 2015

Configuration of FUNC3 Register

bit	Function	Description
DI4	Test 7	Please fix it to "0".
DI5	Test 8	
DI6	GM1[0]	Register for gamma potential correction when input data D [*7:*0] is 192(=C0h).
DI7	GM1[1]	
DI8	GM1[2]	
DI9	GM2[0]	Register for gamma potential correction when input data D[*7:*0] is 148(=94h).
DI10	GM2[1]	
DI11	GM2[2]	

Configuration of FUNC4 Register


bit	Function		Description
DI4	Test 9	Please fix to "1".	
DI5	Select gamma	Select gamma correction curves.	0: built-in gamma correction curve
	correction curve		1: user-established gamma correction curve
DI6	GM3[0]	Register for gamma potential correctio	n when input data D [*7:*0] is 108(=6Ch).
DI7	GM3[1]		
DI8	GM3[2]		
DI9	GM4[0]	Register for gamma potential correctio	n when input data D[*7:*0] is 64(=40h).
DI10	GM4[1]		
DI11	GM4[2]		

-TEST 0 to TEST 9

Please fix DI4, DI9 through DI11 of the FUNC1 registers to "0". Please fix DI7 of FUNC2 to "1", DI8 and DI9 of FUNC2 to "0". DI10 and DI11 are no connection. Please fix DI4 and DI5 of FUNC3 to "0". Please fix DI4 of FUNC4 to"1".

-User Setting Values

Please use "User setting values" to set up PANEL1 through PANEL9, DI4, DI9 through DI11 of FUNC1, DI7 through DI9 of FUNC2, DI4, DI5 of FUNC3 and DI4 of FUNC4. Use of unspecified values may cause malfunction.



(27/56)

SPECIFICATIONS No. 14TLM044

Issue: Sep. 2, 2015

(3) Contrast Control (CONTRAST)


Contrast is controlled in 16 levels by 4-bit (DI4 through DI7) CONTRAST register.

Contrast is proportional to data values.

Contrast does not affect aforementioned bright control.

Initial value of Contrast is 3.18V. Amount of change in contrast is 0.12V per LSB.

	(Тур.)
CONTRAST[3:0]	VLCD(BLACK)-VLCD(WHITE)
0h	1.50V
~	~
Eh	3.18V
Fh	3.30V



(4) Panel Setting 1 (PANEL 1)

PANEL 1 register 3-bit (DI9 and DI11) can select operating conditions from 8 choices. Please set this register to these values.


DI9	DI10	DI11
0	0	1

(5) Vertical Flyback Time Set (VDISP)

The length of vertical fly back period can be set from 0 to 31H by 5-bit of DI4 through DI8 of VDISP register. When VSYNC and HSYNC are negative polarity, "Lo" period of VSYNC is detected at the rising edge of HSYNC. The setting value of VDISP is determined by the number of horizontal periods from the first detection of VSYNC=Lo to the first line's display data input.Please set VDISP=1 as shown in "Example 1" even if the display data of the first line is input

When the pulse width of VSYNC extends over two or more H as shown in "Example 3", the setting value is determined by the number of horizontal periods from the first detection of VSYNC=Lo to the first line's display data input. When the initial value is "0", the first line's display data needs to be inputted immediately after VSYNC as shown in "Example 4".

When VDISP=0, please use odd number for the setting of the total number of lines that compose one field. This function can also be used for vertical display range setup (Vertical position setup).



(6) Panel Setting 2 (PANEL2)

PANEL 2 register 3-bit (DI9 and DI11) can select operating conditions from 8 choices. Please set this register to these values.


DI9	DI10	DI11
0	0	0

(7) Horizontal Flyback Period Setting (HDISP)

Horizontal flyback time can be set from 5 to 258CLK by HDISP register with 8-bit of DI14 thru DI11. However, set value of 0 or 1 is prohibited. Actual flyback time is "setting value plus 3CLK". When initial value is 74, a data after a lapse of 74 + 3CLK=77CLK from the rising edge of HSYNC is displayed as shown in the following chart.

This function can also be used for horizontal display range setup (Horizontal position setup).

Example : HDISP=74(4Ah)



(8) Panel Setting 3 (PANEL3)

Select operating condition of the signal generated by driver IC in accordance with 8-bit of DI4 to DI11 of PANEL 3 register.

Please set this register to these values.

DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
0	1	0	0	1	1	0	0

Issue: Sep. 2, 2015

(9) Function Set 1 (FUNC1)

FUNC1 register sets and controls the following functions by its each bit of DI5,DI6,DI7 and di8.

- Vertical Flip Display (Up/Down)
 DI5=0 for normal display, DI5=1 for vertical flip display
 After completing the setup by serial communication, the selected display mode is carried out by VSYNC.
 (Normal display is defined when FPC of the monitor is place downside.)
- Horizontal Flip Display (Right/Left)
 DI6=0 for normal display, DI6=1 for horizontal flip display
 The selected display mode is executed at VSYNC after setup by serial communication.

(Please refer to the section 8.3 for Display Data Transfer)

- Backlight Control

DI7 switches the backlight driver IC. BLON terminal outputs set value of DI7. Since its output level is VDD or VSS, this function can also be used for other controls than the backlight. After completing the setup by serial communication, the selected display mode is carried out by VSYNC.

- Standby Mode

DI8=0 for standby mode, DI8=1 for normal operation

Since default value of DI8 after power on is "0", it automatically goes to standby mode.

Power consumption is significantly reduced in standby mode by disabling the timing generator and the LCD driving circuitry, and disconnecting current lines.

No image is displayed (white raster display) during standby mode unless DI8 is set to 1 for normal operation by serial communication. Serial data can be received by serial communication block even in standby mode. Please refer to the section 8.4 "Standby (Power save) Sequence" for standby mode and power on/off sequence. When normal operation is switched to standby mode, afterimage treatment is carried out before switching to standby mode.

	SPECIFICATIONS No. 14TLM044	Issue: Sep. 2, 2015
(10) Function Set 2	2 (FUNC2)	
FUNC2 register s	ets and controls the following functions by its each bit of DI4 thru DI6.	
	C,CLK Polarity Switching /NG is switched by DI4. DI4=0 for positive polarity input, DI4=1 for negati	ivo polarity ipput
Polarity of VSY	NC is switched by DI5. DI5=0 for positive polarity input, DI5=1 for negati	• • •
Polarity of CLK	(is switched by DI6. DI6=0 for non-inversion, DI6=1 for inversion.	
	DI4, DI5 and DI6 are "1". The following chart shows polarity of each signance of VSYNC, HSYNC and display data at the rising edge of CLK.	al at the initial value.
VSYNC		
HSYNC		
CLK		
D[27:20] D[17:10]		
D[07:00]		
Polarity of e	each signal can be changed independently by logic of DI4, DI5 and DI6.	
Example 1 : DI	4=0,DI5=DI6=1 (HSYNC has positive polarity and Hi active)	
VSYNC		
HSYNC		
CLK		
D[27:20] D[17:10]		
D[07:00]		
Example 2 : DI	4=1,DI5=0,DI6=1 (VSYNC has positive polarity and Hi active)	
VSYNC		
HSYNC		
CLK		
D[27:20] D[17:10]		
D[07:00]		
Example 3 : DI	4=DI5=1,DI6=0 (CLK is reversed, data is read at the rising edge of CLK.)	
VSYNC		
HSYNC		
CLK		
D[27:20] D[17:10]		
D[07:00]		<u>.</u> _
	ORTUS TECHNOLOGY CO., LTD.	

(31/56)

(11) Function Set 3, 4 (FUNC 3, 4)

- Gamma Curve Correction Select	
DI5=0 of FUNC 4 Register:	Deactivate user configurable gamma correction circuitry. Use built-in gamma curve.
DI5=1 of FUNC 4 Register:	Activate user configurable gamma correction circuitry. Use user configurable gamma correction curve.


- Setting Method of User Configurable Gamma Correction Curve

Gamma curve can be corrected by using GM1[2:0] thru GM4[2:0] registers of FUNC 3 and FUNC 4. GM1 thru GM4 corrects each following gamma potential respectively.

 $GM1[2:0] \rightarrow$ Input data D[*7:*0] = Register for gamma potential correction at 192(=C0h) $GM2[2:0] \rightarrow$ Input data D[*7:*0] = Register for gamma potential correction at 148(=94h) $GM3[2:0] \rightarrow$ Input data D[*7:*0] = Register for gamma potential correction at 108(=6Ch) $GM4[2:0] \rightarrow$ Input data D[*7:*0] = Register for gamma potential correction at 64(=40h)

Below chart shows characteristic curve of gray scale input data - liquid crystal applied voltage. Input value of "0" is assumed to be 0% of applied voltage to liquid crystal, and input value of "225" is assumed to be 100% of applied voltage to liquid crystal. Adjustable range of GM1 thru GM4 registers are described below.

	GM4[2:0]	GM3[2:0]	GM2[2:0]	GM1[2:0]
00h	No correction	No correction	No correction	No correction
01h	54.5%	66.7%	75.8%	84.8%
02h	51.5%	63.6%	72.7%	81.8%
03h	48.5%	60.6%	69.7%	78.8%
04h	45.5%	57.6%	66.7%	75.6%
05h	42.4%	54.5%	63.6%	72.7%
06h	39.4%	51.5%	60.6%	69.7%
07h	36.4%	48.5%	57.6%	66.7%



(33/56)

SPECIFICATIONS No. 14TLM044

When no correction is made to gamma potential of GM1 to GM4;

The voltages at "0" and "255" are fixed in accordance with the contrast and brightness settings,

and voltages at 1 to 254 are determined by resister split ratio produced by the driver IC built-in gamma curve resister. (Refer to the chart in previous page)

Liquid crystal applied voltage takes the values of 45.7%, 58.5%, 66.4% and 74,8% when input date is 64, 108, 148 and 192 respectively.

When correction is made to any of GM1 to GM4 by user;


The voltage is corrected in accordance with a correction point and its set value configured by user. The voltages at 1 to 254 are determined by resister split ratio between voltage at 0 and 225 and input data.

Example:

Darken gray scale in black side.

ightarrow Change liquid crystal applied voltage at the 64 point to darken side.

 $\rightarrow~$ Set GM4[2:0] to 7h, GM3[2:0] to 6h, GM2[2:0] to 5h and GM1[2:0] to 4h.



Issue: Sep. 2, 2015

(12) Panel Select 4 (PANEL 4)

Select operating condition of the signal generated by driver IC in accordance with 8-bit of DI4 to DI11 of PANEL 4 register.Please set this register to this value.

DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
0	0	0	0	0	0	0	0

(13) Panel Select 5 (PANEL 5)

Select operating condition of the signal generated by driver IC in accordance with 8-bit of DI4 to DI11 of PANEL 5 register.Please set this register to this value.

DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
0	1	0	0	0	0	0	0

(14) Panel Select 6 (PANEL 6)

Select operating condition of the signal generated by driver IC in accordance with 8-bit of DI4 to DI11 of PANEL 6 register.Please set this register to this value.

DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
0	0	0	0	0	0	0	0

(15) Panel Select 7 (PANEL 7)

Select operating condition of the signal generated by driver IC in accordance with 8-bit of DI4 to DI11 of PANEL 7 register.Please set this register to this value.

DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
0	0	0	0	0	0	0	0

(16) Panel Select 8 (PANEL 8)

Select operating condition of the signal generated by driver IC in accordance with 8-bit of DI4 to DI11 of PANEL 8 register.Please set this register to this value.

DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
0	0	0	0	0	0	0	0

(17) Panel Select 9 (PANEL 9)

Select operating condition of the signal generated by driver IC in accordance with 8-bit of DI4 to DI11 of PANEL 9 register.Please set this register to this value.

DI4	DI5	DI6	DI7	DI8	DI9	DI10	DI11
0	0	0	0	0	0	1	0

Issue: Sep. 2, 2015

8.3 Display Data Transfer

Input display data to D[27:20],D[17:10],D[07:00]. D*0 :LSB, D*7 : MSB

- Horizontal Timing and Order of Input Data

Display data shall be input in synchronization with CLK. Polarity of CLK can be selected by DI16 of FUNCTION SET 2 (FUNC2).(at "MODE" = "VSS")

Normal display: Normal display is defined as the orientation that the FPC cable on the TFT monitor is placed on the downside.

HSYNC			••••	
CLK				•••
Input data	Horizontal Back Porch	$ \begin{array}{c} \bullet \\ \hline 1 \\ \hline \psi \\ \psi \\$	$\cdots \underbrace{318}_{\Psi} \underbrace{319}_{\Psi} \underbrace{320}_{\Psi}$	•••
Pixel		X1 X2 X3 X4 X5	···· X318 X319 X320	•••
Horizontal flip display				
Input data	Horizontal Back Porch	$\begin{array}{c} 1 \\ \psi \\$	$\cdots \underbrace{ 318}_{\Psi} \underbrace{ 319}_{320} \underbrace{ 320}_{\Psi}$	•••
Pixel		X320 X319 X318 X317 X316	\cdots X_3 X_2 X_1	•••

* Above timing chart shows correlation between input data and pixels in visual way and it is not actual timing chart.

Transfer of display data that consist of 240 lines in 1 field is explained below. The correlations between input line and display line at normal display and vertical flip display are described below.

Normal display: Normal display is defined as the orientation that the FPC cable on the TFT monitor is placed on the downside.

VSYNC			•••
HSYNC			•••
Input line No.	239 240 \cdots 1 2 3 4 5 6	239 240	•••
Display line N	$0. \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \end{array} \\ \end{array} $	Y238 Y239 Y240	> •••
* Vertical flip disp	blay		
VSYNC		•••	•••
HSYNC			•••
Input line No.	239 240 \cdots 1 2 3 4 5 6	239 240	•••
Display line N	$0. \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\gamma \cdots \gamma \gamma$	· • • •
* Above timing c	hart shows correlation between input data and pixels in visual	way and it is not actual timi	ng chart.

⁻ Vertical Timing and Order of Input Data

8.4 Standby (Power Save) Sequence

When "MODE" = "VSS", serial communication signals of CS, DI and SCK shall be input after VDD stabilizes at $VDD \ge [0.9 \times VDD]V$ for more than 20 msec or more after power on.

All initial values of serial data shall be set during this standby mode.

Other logic input signals of HSYNC,VSYNC,D[27:20],D[17:10],D[07:00] and CLK shall be input simultaneously after power on (specified period marked ① in next page). All input signals shall be set to a fixed DC to reduce power consumption during standby mode.


Please follow the recommended power on/off sequence described below.

- Right after power on, serial communication registers are initialized. Therefore, standby control bit takes the value of "0". By this procedure the LCD goes into standby mode which significantly reduces power consumption of the LCD. No image is displayed (white raster display) on the screen and internal power circuit is deactivated during standby mode. Sync signal and display data (HSYNC,VSYNC,D[27:20],D[17:10],D[07:00],CLK) start to input before standby mode is released by serial communication.
- ② When the standby control bit is set to "1" by serial communication or the terminal "STBY" turn to "Lo" from "Hi", the standby mode is released by following VSYNC and the power supply circuit of building into begins operating. No image is displayed (white raster display) on the screen for 5 fields from the following VSYNC after the release of standby mode.
- ③ LCD goes into normal display (display under normal operation) at the timing of VSYNC after completion of the procedure described in ②. Backlight shall be lit up 1 or more field after going to normal display.
- ④ Standby mode can be established by setting standby control bit to "0" by serial communication or the terminal "STBY" turn to "Hi" from "Lo". Display data is changed to FFh at VSYNC that comes right after this serial communication, and afterimage treatment is performed for 2 fields of VSYNC. Displayed image under normal display is immediately changed to white raster display by this treatment. Continue to input sync signal (HSYNC,VSYNC,CLK) during this period.
- ⑤ LCD goes into standby mode, which is same as ① above, at the timing of VSYNC after completion of the procedure described in ④. Serial communication data is retained during standby mode. Serial communication signal and input signal can be deactivated.

0 to 0 repeats same procedures as described above.

Below procedure must be followed for power-off.

- Implement standby setting.
- ② After standby setting, continue to input sync signals (HSYNC, VSYNC, CLK) during the image treatment period (until VSYNC after 2 fields subsequent to standby setting).
- 3 After 2, power off VDD after 30msec or more.
- ④ Stop the sync signals (HSYNC, VSYNC, CLK) subsequent to afterimage treatment period and no later than VDD off.



- Note 3: Due consideration needs to be given to power supply capacity as bigger current (inrush current) flows at standby release.
- Note 4: Serial communication signals should be input after VDD stabilizes at VDD ≧[0.9×VDD]V for more than 20 msec. And initial values of all serial data should be set during this period before standby release.
- Note 5: Backlight should be turned on after 5 field from starting display. Backlight should be turned off before standby is set.


Voltage values shown in this chart are typical values, not fixed values.

Issue: Sep. 2, 2015

8.5 Power On Sequence


There is the following limit between a power on period and the serial communication setting.


Power-on-clear circuit diagram



POCB terminal is connected to VDD through the pull-up resistor (Rpu).

When rising of VDD takes long time, POCB will have unstable and unpredictable waveform. Please determine value of external capacitor by which POCB takes 1.107 V or less at VDD is 2.7V.






8.6 Other Functions

- Built-in Panel Residual Charge Reduction Circuit

When the power turns off in accordance with the mandatory procedure described in the section "8.4 Standby (Power save) Sequence", afterimage treatment is carried out after standby mode is set. This circuit automatically reduces panel's residual charge and prevents afterimage for a long time even if standby mode setting fails to be made before power-off.




TFT LCD MODULE REFERENCE CIRCUIT

This circuit is solely for reference purpose and optimum circuit and components values may be different. User's due consideration and evaluation must be given to this circuit design and component values prior to their intended use.

ORTUS TECHNOLOGY CO., LTD.


(41/56)



values prior to their intended use.








Issue: Sep. 2, 2015

10. Characteristics

< Meas Meas Drivir Backl	Optical Chara asurement Con uring instrumen og condition: ight: ured temperatu	ndition > nts: CS EZ VI OI IL:	CS S1000 (KONICA MIN Zcontrast160D (ELDII DD = 3.0V,VSS=0V otimized VCOMDC =3.7mA a=25° C		, LCD720	DO(OTSU	KA ELEO	CTRONIC	CS),
	Item	Symbol	Condition	MIN	TYP	MAX	Unit	Note No.	Remark
Response time	Rise time	TON	[Data]= FFh→00h	-	_	40	ms	1	*
Resp tin	Fall time	TOFF	[Data]= 00h→FFh	—	_	60	ms		
Contrast ratio	Backlight ON	CR	[Data]= FFh /00h	240	400	-		2	
Cont	Backlight OFF				7.5	-			
6	Left	θL	[Data]=	40	_	_	deg	3	*
Viewing angle	Right Up	θR	FFh /00h	40	—	—	deg		
/iev	Up	φU	CR≧10	15	_	_	deg		
_	Down	φD		45	_	_	deg		
White Chromaticity x		[Data]=FFh	White ch	romaticit	y range		4		
Max. Contrast angle CRφ		CRφ		-10	-3	4	deg	5	Downward 💥
Burn-in			be of	ceable bu oserved a ndow pat	after 2 ho	urs of	6		
Center brightness			[Data]=FFh	210	300	—	cd/m ²	7	
Brightness distribution			[Data]=FFh	70	—	—	%	8	

* Note number 1 to 8: Refer to the APPENDIX of "Reference Method for Measuring Optical Characteristics". %Measured in the form of LCD module.



[White Chromaticity Range]

х	у
0.27	0.35
0.27	0.28
0.29	0.27
0.35	0.27
0.37	0.30
0.37	0.37
0.36	0.38
0.29	0.38

White Chromaticity Range

10.2 Temperature Characteristics

Backlight:

< Measurement Condition >		
Measuring instruments:	CS1000 (KC
Driving condition:	VDD = 3.0	۷,V
	Optimized	VC

CS1000 (KONICA MINOLTA) , LCD7200(OTSUKA ELECTRONICS) VDD = 3.0V,VSS=0V Optimized VCOMDC IL=3.7mA

Item			Specification		Remark
I	lem		Ta=-20°C	Ta=70°C	Remark
Contrast ratio		CR	40 or more	40 or more	Backlight ON
Rise time		TON	200 msec or less	30 msec or less	*
Response ame	e time Fall time		300 msec or less	50 msec or less	*
Display Quality			No noticeable display d should be observed.	lefect or ununiformity	Use the criteria for judgment specified in the section 11.

X Measured in the form of LCD module.

Issue: Sep. 2, 2015

11. Criteria of Judgment

11.1 Defective Display and Screen Quality

Test Condition:	Observed TFT-LCD monitor from front during operation with the following conditions
Driving Signal	Raster Patter (RGB, white, black)
Signal condition	[Data]: FFh, A0h, 00h (3steps)
Observation distance	30 cm
Illuminance	200 to 350 lx
Backlight	IL=3.7mA


De	fect item	Defect content		Criteria
	Line defect	Black, white or color	Not exists	
~	Dot	Uneven brightness	on dot-by-dot base due to defective	Refer to table 1
Quality	defect	TFT or CF, or dust i	s counted as dot defect	
ð		(brighter dot, darker	dot)	
Display		High bright dot: Visi	ble through 2% ND filter at [Data]=00h	
lisp		Low bright dot: Visi	ble through 5% ND filter at [Data]=00h	
		Dark dot: Appear da		
		Invisible through 5%	ND filter at [Data]=00h	ignored
	Dirt	Uneven brightness	(white stain, black stain etc)	Invisible through 1% ND filter
>		Point-like	0.25mm< φ	N=0
Quality	Foreign		0.20mm< φ ≦0.25mm	N≦2
	Foreign particle		φ ≦0.20mm	Ignored
sen	particle	Liner	3.0mm <length 0.08mm<width<="" and="" td=""><td>N=0</td></length>	N=0
Screen			length \leq 3.0mm or width \leq 0.08mm	Ignored
0)	Others			Use boundary sample
	Others			for judgment when necessary

 $\phi(mm)$: Average diameter = (major axis + minor axis)/2 Permissible number: N

Table 1					
Area	High bright dot	Low bright dot	Dark dot	Total	Criteria
А	0	2	2	3	Permissible distance between same color bright dots (includes neighboring dots): 3 mm or more
В	2	4	4	5	Permissible distance between same color high bright dots (includes neighboring dots): 5 mm or more
Total	2	4	4	5	

<Landscape model>

. .



Division of A and B areas

B area: Active area

Dimensional ratio between A and B areas: 1: 4: 1 (Refer to the left figure)

SPECIFICATIONS No. 14TLM044

11.2 Screen and Other Appearance

Testing conditions

Observation distance Illuminance

30cm 1200∼2000 lx


	Item	Criteria	Remark
		lan an in isible defendent a bescher	Angliaghte angle
	Flaw	Ignore invisible defect when the backlight is on.	Applicable area:
zer	Stain		Active area only
Polarizer	Bubble		(Refer to the section
Pol	Dust		3.2 "Outward form")
	Dent		
	S-case	No functional defect occurs	
	FPC cable	No functional defect occurs	


12. Reliability Test

	Test item	Test condition	number of failures
	High temperature storage	Ta=80°C 240hr	
	Low temperature storage	Ta=-30°C 240hr	0/3
t	High temperature & high	Ta=60°C, RH=90% 240hr	0/3
Durability test	humidity storage	non condensing X	07 0
ility	High temperature operation	Tp=70°C 240hr	0/3
Irab	Low temperature operation	Tp=-20°C 240hr	0/3
Du	· · ·	Tp=40°C, RH=90% 240hr	0⁄3
	High temp & humid operation	non condensing X	
	Thermal shock storage	-30←→80°C(30min/30min) 100 cycles	0⁄3
		Confirms to EIAJ ED-4701/300	0/3
	Electrostatic discharge test	C=200pF,R=0Ω,V=±200V	
	(Non operation)	Each 3 times of discharge on and power supply	
		and other terminals.	
	Curfore discharge test	C=250pF, R=100Ω, V=±12kV	0/3
Mechanical environmental test	Surface discharge test (Non operation)	Each 5 times of discharge in both polarities	
		on the center of screen with the case grounded.	
ent		Pull the FPC with the force of 3N for 10 sec.	0⁄3
ш	FPC tension test	in the direction - 90-degree to its	
/irol		original direction.	
env		Pull the FPC with the force of 3N for 10 sec.	0/3
cal	FPC bend test	in the direction -180-degree to its	
anic		original direction. Reciprocate it 3 times.	
schi	Vibration test	Total amplitude 1.5mm, f=10~55Hz, X,Y,Z	0/3
Me	VIDIATION LEST	directions for each 2 hours	
		Use ORTUS TECHNOLOGY original jig (see next page)	0⁄3
		and make an impact with peak acceleration of	
	Impact test	1000m/s ² for 6 msec with half sine-curve at	
		3 times to each X, Y, Z directions in	
		conformance with JIS 60068-2-27-2011.	
st		Acceleration of 19.6m/s ² with frequency of	0/1 Packing
) te	Packing vibration-proof test	$10 \rightarrow 55 \rightarrow 10$ Hz, X,Y, Zdirection for each	
king		30 minutes	
Packing test	Packing drop test	Drop from 75cm high.	0/1 Packing
С.	Facking utop lest	1 time to each 6 surfaces, 3 edges, 1 corner	

Note:Ta=ambient temperature Tp=Panel temperature


% The profile of high temperature/humidity storage and High Temperature/humidity operation (Pure water of over 10M Ω ·cm shall be used.)





(50/56)

SPECIFICATIONS No. 14TLM044



Remark: The return of packing materials is not required.

	Packing item name	Specs., Material
1	Tray	A-PET
2	Sealing bag	
3	Inner carton	Corrugated cardboard
4	Inner board	Corrugated cardboard
5	Outer carton	Corrugated cardboard
6	Drier	Moisture absorber
\bigcirc	Packing tape	
8	Extra outer carton	Corrugated cardboard

Step 1. Each product is to be placed in one of the cut-outs of the tray
with the display surface facing downward.
(20products per tray)

- Step 2. Each tray is to be piled up in same orientation and the trays be in a stack of 10.
- One empty tray is to be put on the top of stack of 10 trays. Step 3. 2 packs of moisture absorbers are to be placed on the top tray as shown in the drawing.
 - Put piled trays into a sealing bag.

Vacuum and seal the sealing bag with the vacuum sealing machine.

- Step 4. The stack of trays in the plastic back is to be inserted into a inner carton.
- Step 5. A corrugated board is to be placed on the top and on the bottom of the inner carton.The two corrugated boards and the inner carton is to be
- inserted into an outer carton. Step 6. The outer carton needs to sealed with packing tape as shown in the drawing. The model number, quantity of products, and shipping date are


to be printed on the outer carton. If necessary, shipping labels or impression markings are to be

put on the outer carton. Step 7. The outer carton is to be inserted into a extra outer carton with same direction.

The extra outer carton needs to sealed with packing tape as shown in the drawing.

Step 8. The model number, quantity of products, and shipping date are to be printed on the extra outer carton.

If necessary, shipping labels or impression markings are to be put on the extra outer carton.



Dimension of extra outer carton			
D : Approx. (338mm)			
W : Approx. (549mm)			
H : Approx. (198mm)			
Quantity of products packed in one cartor	n: 200		
Gross weight : Approx. 6.7Kg			

14. Handling Instruction

14.1 Cautions for Handling LCD panels

	Caution				
(1)	Do not make an impact on the LCD panel glass because it may break and you may get injured from it.				
(2)	If the glass breaks, do not touch it with bare hands. (Fragment of broken glass may stick you or you cut yourself on it.				
(3)	If you get injured, receive adequate first aid and consult a medial doctor.				
(4)	Do not let liquid crystal get into your mouth. (If the LCD panel glass breaks, try not let liquid crystal get into your mouth even toxic property of liquid crystal has not been confirmed.				
(5)	If liquid crystal adheres, rinse it out thoroughly. (If liquid crystal adheres to your cloth or skin, wipe it off with rubbing alcohol or wash it thoroughly with soap. If liquid crystal gets into eyes, rinse it with clean water for at least 15 minutes and consult an eye doctor.				
(6)	If you scrap this products, follow a disposal standard of industrial waste that is legally valid in the community, country or territory where you reside.				
(7)	Do not connect or disconnect this product while its application products is powered on.				
(8)	Do not attempt to disassemble or modify this product as it is precision component.				
(9)	If a part of soldering part has been exposed, and avoid contact (short-circuit) with a metallic part of the case etc. about FPC of this model, please. Please insulate it with the insulating tape etc. if necessary. The defective operation is caused, and there is a possibility to generation of heat and the ignition.				
(10)	Since excess current protection circuit is not built in this TFT module, there is the possibility that LCD module or peripheral circuit become feverish and burned in case abnormal operation is generated. We recommend you to add excess current protection circuit to power supply.				
	Caution This mark is used to indicate a precaution or an instruction which, if not correctly observed, may result in bodily injury, or material damages alone.				

14.2 Precautions for Handling

- Wear finger tips at incoming inspection and for handling the TFT monitors to keep display quality and keep the working area clean.
 Do not touch the surface of the monitor as it is easily scratched.
- 2) Wear grounded wrist-straps and use electrostatic neutralization blowers to prevent static charge and discharge when handling the TFT monitors as the LED in this TFT monitors is damageable to electrostatic discharge, Properly set up equipment, jigs and machines, and keep working area clean and tidy for handling the TFT monitors.
- Avoid strong mechanical shock including knocking, hitting or dropping to the TFT monitors for protecting their glass parts. Do not use the TFT monitors that have been experienced dropping or strong mechanical shock.
- 4) Do not use or storage the TFT monitors at high temperature and high humidity environment. Particularly, never use or storage the TFT monitors at a location where condensation builds up.
- 5) Avoid using and storing TFT monitors at a location where they are exposed to direct sunlight or ultraviolet rays to prevent the LCD panels from deterioration by ultraviolet rays.
- Do not stain or damage the contacts of the FPC cable .
 Otherwise, it may cause poor contact or deteriorate reliability of the FPC cable.
- 7) Do not bend or pull the FPC cable or carry the TFT monitor by holding the FPC cable.
- Peel off the protective film on the TFT monitors during mounting process. Refer to the section 14.5 on how to peel off the protective film. We are not responsible for electrostatic discharge failures or other defects occur when peeling off the protective film.

14.3 Precautions for Operation

- Since this TFT monitors are not equipped with light shielding for the driver IC, do not expose the driver IC to strong lights during operation as it may cause functional failures.
- In case of powering up or powering off this LCD module, be sure to comply the sequence as instructed in this specification.
- Optimize VCOMDC within recommended operating conditions.
 * When VCOMDC is not an optimal value, flicker and image sticking will be occurred.
- Do not plug in or out the FPC cable while power supply is switch on. Plug the FPC cable in and out while power supply is switched off.
- 5) Do not operate the TFT monitors in the strong magnetic field. It may break the TFT monitors.
- 6) Do not display a fixed image on the screen for a long time. Use a screen-saver or other measures to avoid a fixed image displayed on the screen for a long time. Otherwise, it may cause burn-in image on the screen due the characteristics of liquid crystal.

(53/56)

SPECIFICATIONS No. 14TLM044

14.4 Storage Condition for Shipping Cartons

Storage environment

Temperature	0 to 40°C
Humidity	60%RH or less
	No-condensing occurs under low temperature with high humidity condition.
Atmosphere	No poisonous gas that can erode electronic components and/or wiring materials should be detected.
 Time period 	1 year
• Unpacking	To prevent damages caused by static electricity, anti-static precautionary measures (e.g. earthing, anti-static mat) should be implemented.

Maximum piling up 7 cartons

14.5 Precautions for Peeling off the Protective film

The followings work environment and work method are recommended to prevent the TFT monitors from static damage or adhesion of dust when peeling off the protective films.


A) Work Environment

- a) Humidity: 50 to 70 %RH, Temperature15 to 27°C
- b) Operators should wear conductive shoes, conductive clothes, conductive finger tips and grounded wrist-straps. Anti-static treatment should be implemented to work area's floor.
- c) Use a room shielded against outside dust with sticky floor mat laid at the entrance to eliminate dirt.

B) Work Method

The following procedures should taken to prevent the driver ICs from charging and discharging.

- a) Use an electrostatic neutralization blower to blow air on the TFT monitors to its lower left when the FPC cable is facing to the downside.
 Optimize direction of the blowing air and the distance between the TFT monitors and the electrostatic neutralization blower.
- b) Put an adhesive tape (Scotch tape, etc) at the lower left corner area of the protective film to prevent scratch on surface of TFT monitors.
- c) Peel off the adhesive tape slowly (spending more than 2 secs to complete) by pulling it to opposite direction.




Direction of blowing air (Optimize air direction and the distance)

APPENDIX

Reference Method for Measuring Optical Characteristics and Performance


1. Measurement Condition (Backlight ON)						
Measuring instruments:	CS1000 (KONICA MINOLTA), LCD7200(OTSUKA ELECTRONICS), EZcontrast160D (ELDIM)					
Driving condition:	Refer to the section "Optical Characteristics"					
Measured temperature:	25°C unless specified					
Measurement system:	See the chart below. The luminance meter is placed on the normal line of measurement system.					
Measurement point:	At the center of the screen unless otherwise specified					



Measurement is made after 30 minutes of lighting of the backlight.


Measurement point:

At the center point of the screen Brightness distribution: 9 points shown in the following drawing.



Dimensional ratio of active area

Backlight IL=3.7mA



Notice	Item	Test method	Measuring instrument	Remark
1	Response time	Measure output signal waveform by the luminance meter when raster of window pattern is changed from white to black and from black to white.	LCD7200	Black display [Data]=FFh White display [Data]=00h TON
		White Black White		Rise time
		White		TOFF Fall time
		100%		
		90%		
		10%		
		$\begin{array}{c c} 0\% \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $		
2	Contrast ratio	Measure maximum luminance Y1([Data]=00h) and minimum luminance Y2([Data]=FFh) at the center of the screen by displaying raster or window pattern. Then calculate the ratio between these two values. Contrast ratio = Y1/Y2 Diameter of measuring point: 8mmφ(CS1000) Diameter of measuring point: 3mmφ(LCD7200)	CS1000 LCD7200	Backlight ON Backlight OF
3	Viewing	Move the luminance meter from right to left and up	EZcontrast160D	
	angle Horizontalθ Verticalφ	and down and determine the angles where contrast ratio is 10.		
5	White chromatically	Measure chromaticity coordinates x and y of CIE1931 colorimetric system at [Data] = 00h Color matching faction: 2°view	CS1000	
6	Maximum contrast angle	Move the luminance meter vertically to the display from its normal line and measure the angles where contrast ratio reaches its highest value.	EZcontrast160D	
7	Burn-in	Visually check burn-in image on the screen after 2 hours of "window display" ([Data]=00h/FFh).		At optimized VCOMDC
8	Center brightness	Measure the brightness at the center of the screen.	CS1000	
9	Brightness distribution	(Brightness distribution) = 100 x B/A % A : max. brightness of the 9 points B : min. brightness of the 9 points	CS1000	