

High Speed Switching Gate Driver

■ GENERAL DESCRIPTION

The NJW4840 is a High Speed Switching Gate Driver that is applicable 4A peak current.

The NJW4840 features are Withstand voltage of 24V, Operating voltage range: 8V to 20V and Fast switching time (27.5ns typical at 4700pF load).

The NJW4840 is suitable for PDP Sustain Pulse Drive, DC / AC Motor Drive, Switching Power Supply, and DC / DC Converter Applications.

■ FEATURES


- Output Peak Current ±4A (peak)
 Operating Voltage Range 8V to 20V
- High Speed Switching
 27.5nsec(typ.)@CL=4700pF
- Built-in Thermal Shut Down
- Under Voltage Lockout
- Short Circuit Protection (power / ground fault)
- Package MSOP8 (VSP8)

* MEET JEDEC MO-187-DA

■ PIN CONNECTION



■ BLOCK DIAGRAM



■ PACKAGE OUTLINE



NJW4840

■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYNBOL	RATINGS	UNIT	REMARK
Supply Voltage	V_{DD}	+24	V	VDD-GND Pin
Input Voltage	V _{IN}	-0.3 to +6	V	IN-GND Pin
Input Voltage (Pulse)	V _{IN-pulse}	-0.3 to +7	V	IN-GND PIII
Power Dissipation	P_D	720 (*1) 1100 (*2)	mW	-
Junction Temperature	Tj	-40 to +150	°C	_
Operating Temperature	T _{opr}	-40 to +105	°C	_
Storage Temperature	T _{stg}	-50 to +150	°C	_

^{(*1):} Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 2Layers)

internal Cu area: 74.2×74.2mm

■ RECOMMENDED OPERATING CONDITIONS

(Ta=25°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARK
Operating Voltage	V_{DD}	8.0	_	20	V	VDD-GND Pin
Input Voltage	V _{IN}	0	-	5.5	V	IN-GND Pin


^{(*2):} Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 4Layers),

			ess otherwise noted, V _{DD} =16V, Ta=25°C)				
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
General							
Quiescent Current	I _{Q1}	V _{IN} =5V	_	0.93	1.6	mA	
	I _{Q2}	V _{IN} =0V	_	0.7	1.4	mA	
Output Block							
Output Peak Current	I _{PK1}	PW≤400ns, V _{OUT} =0V	_	4	_	Α	
	I _{PK2}	PW≤400ns, V _{OUT} =16V	_	4	_	Α	
Output ON Resistance (High-Side / Low-Side)	R _{DSH}	I _{O-SOURCE} =100mA	_	0.8	1.5	Ω	
	R _{DSL}	I _{O-SINK} =100mA	_	0.8	1.5	Ω	
Pull Down Resistance	R _{PD}		60	100	140	kΩ	
Input Circuit Block							
IN Pin High Resistance	V _{IHIN}		3.0	_	5.5	V	
IN Pin Low Resistance	V _{ILIN}		0	_	1.5	V	
IN Pin Sink Current	I _{IIN}	V _{IN} =5.5V	_	_	1	μΑ	
IN Pin Hysteresis Voltage	ΔV_{in}	V _{IHIN} – V _{ILIN}	_	0.3	_	V	
UVLO Block							
UVLO Release Voltage	V_{UVLO2}		6.3	7	7.7	V	
UVLO Operating Voltage	V_{UVLO1}		6	6.7	7.4	V	
UVLO Hysteresis Voltage	ΔV_{UVLO}	V _{UVLO2} – V _{UVLO1}	_	0.3	_	V	
OUTPUT RISE / FALL CHAR	RACTERISTICS	3	(V _{DD} =16	6V, Ta=25	°C, Desig	n Value*	
PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Output Rise Time	tr	C _L =4700pF, V _{IN} =0 to 5V	15.0	27.5	40.0	ns	
Output Fall Time	tf	C _L =4700pF, V _{IN} =5 to 0V	15.0	27.5	40.0	ns	
Rise Delay Time	t _{d_ON}	C _L =4700pF, V _{IN} =0 to 5V	17.5	30.0	42.5	ns	
Fall Delay Time	t _{d OFF}	C _L =4700pF, V _{IN} =5 to 0V	25.0	37.5	50.0	ns	

^{*} It is design guaranteed, not tested.

NJW4840

■ TIMING CHART



■ PROTECTION CIRCUIT OPERATION

Under Voltage Lockout (UVLO)

The VDD pin has UVLO function for malfunction prevention at low voltage condition. When the VDD voltage is less than UVLO Operating Voltage, the output pin is turned off. When the VDD voltage rises to UVLO Release Voltage, normal operation resumes.

Thermal Shut Down (TSD)

When the junction temperature reaches to 180°C typ., the output pin is turned off. When the junction temperature falls to 170°C typ., normal operation resumes.


•Short Circuit Protection (power / ground fault)

The OUT pin has current detection circuit for protection against short-circuit to power and ground.

If the output current exceeding the current detection threshold (about 1.4 A) inside the IC continues to flow for more than about 500ns, the output pin is turned off and retained.

This protected state returns to normal operation when the power-on again or the input signal is switched.

■ TYPICAL APPLICATION



■ APPLICATION TIPS

In the application that does a high-speed switching of NJW4840, because the current flow corresponds to the input frequency, the substrate (PCB) layout becomes an important.

NJW4840 is driving the High-side/Low-side SW gate with high speed to reduce switching losses. The transient voltage is generated by parasitic inductance and a high-speed current change of high side and low side SW.


You should attempt the transition voltage decrease by making a current loop area minimize as much as possible. Therefore, you should make a current flowing line thick and short as much as possible.


You should insert a bypass capacitor between the VDD pin and the GND pin to prevent malfunction by generating over voltage and/or exceed maximum input voltage rating. The recommended bypass capacitor is low ESR and high frequency characteristic (NJR recommends $0.1\mu F$ or more).


An aluminum electrolysis capacitor is recommended for smoothing condenser. (NJR recommends 10μ F or more). However, you should use large capacitor by sufficient evaluation (assessment) due to load condition and/or application use environment. (There is a possibility that the supply voltage rises by inductive kickback when the supply current of the inductive load is large.)


The bypass capacitors should be connected as much as possible near the VDD pin.


■ TYPICAL CHARACTERISTICS


















■ TYPICAL CHARACTERISTICS









[CAUTION]
The specifications on this datasheets are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this datasheets are

described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.