

FAIL-SAFE, 500KBPS, RS-485 / RS-422 TRANSCEIVERS WITH ±12KV ESD-PROTECTED

DESCRIPTION

The UTC **UTRS3080** high-speed transceivers for RS-485/RS-422 communication contain one driver and one receiver. The device features fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This means that the receiver output will be logic high if all transmitters on a terminated bus are disabled (high impedance). The UTC **UTRS3080** features reduced slew-rate drivers that minimize EMI and reduce reflections caused by improperly terminated cables, allowing error-free data transmission up to 500kbps.

The transceiver typically draws $375\mu A$ of supply current when unloaded or when fully loaded with the drivers disabled.


A device has a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus.

FEATURES


- * True fail-safe receiver while maintaining EIA/TIA-485 compatibility
- * Enhanced slew-rate limiting facilitates Error-Free data transmission
- * 5.0V single power supply
- * 1µA low-current shutdown mode
- * Allow up to 256 transceivers on the Bus
- * HBM ±12kV ESD protection for Drive / Receiver
- * Driver short circuit current limit
- * Thermal shutdown for overload protection


ORDERING INFORMATION

Ordering	Package	Packing	
Lead Free	Free Halogen Free		
UTRS3080L-S14-R	UTRS3080G-S14-R	SOP-14	Tape Reel




MARKING





PIN CONFIGURATION




PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION			
1, 8, 13	N.C.	Not connected. Not internally connected.			
2	RO	Receiver output. When \overline{RE} is low and if A-B≥-20mV, RO will be high; if A-B≤ -300mV, RO will be low.			
3	RE	Receiver output enable. Drive \overline{RE} low to enable RO; RO is high impedance when \overline{RE} is high. Drive \overline{RE} high and DE low to enter low-power shutdown mode.			
4	DE	Driver output enable. Drive DE high to enable driver outputs. These outputs are high impedance when DE is low. Drive \overline{RE} high and DE low to enter low-power shutdown mode.			
5	DI	Driver input. With DE high, a low on DI forces non-inverting output low and inverting output high. Similarly, a high on DI forces non-inverting output high and inverting output low.			
6, 7	GND	Ground			
9	Y	Non-inverting driver output			
10	Z	Inverting driver output			
11	В	Inverting receiver input			
12	А	Non-inverting receiver input			
14	V _{CC}	Positive supply; 4.75V≤V _{CC} ≤5.25V			



BLOCK DIAGRAM



SSOP-14



ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{cc}	+7.0	V
Control Input Voltage (RE , DE)		-0.3 ~ (V _{CC} +0.3)	V
Driver Input Voltage	DI	-0.3 ~ (V _{CC} +0.3)	V
Driver Output Voltage (A, B, Y, Z)		±13	V
Receiver Input Voltage (A, B)		±13	V
Receiver Input Voltage, Full Duplex (A, B)		±25	V
Receiver Output Voltage (RO)		-0.3 ~ (V _{CC} +0.3)	V
Continuous Power Dissipation (Derate 8.33mW/°C above +70°C)	P _D	667	mW
Lead Temperature (Soldering, 10s)	TL	+300	°C
Operating Temperature Ranges	T _{OPR}	-40 ~ +85	°C
Storage Temperature Range	T _{STG}	-65 ~ +150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
DRIVER							
Differential Driver Output (No Load)	V _{OD1}	R _T =10kΩ				5.0	V
		Fig.1, R=50Ω (RS-422)		1.6			V
Differential Driver Output	V _{OD2}	Fig.1, R=27Ω (RS-485)		1.4			V
Change in Magnitude of Differential Output Voltage (Note 2)	ΔV_{OD}	Fig.1, R=50Ω or R=27Ω				0.2	V
Driver Common-Mode Output Voltage	Voc	Fig.1, R=50Ω or R=27Ω				3.0	V
Change In Magnitude of Common-Mode Voltage (Note 2)	ΔV _{OC}	Fig.1, R=50Ω or R=27Ω				0.2	V
Input High Voltage	V _{IH1}	DE, DI, RE		2.0			V
Input Low Voltage	V _{IL1}	DE, DI, RE				0.8	V
DI Input Hysteresis	V _{HYS}				100		mV
Input Current	I _{IN1}	DE, DI, RE				±2.0	μA
Input Current (A and B)			V _{IN} =12V			125	μA
Full Duplex	I _{IN4}	DE=GND, V _{CC} =GND or 5.25V	V _{IN} =-7V			-75	μA
Output Leakage (Y and Z)		DE=GND, V _{CC} =GND or 5.25V				125	μA
Full Duplex	Ι _Ο	$DE-GND, V_{CC}-GND 01 5.25V$	V _{IN} =-7V	-100			μA
Driver Short-Circuit Output		-7V≤V _{OUT} ≤V _{CC}		-250			mA
Current (Note 4)	V_{OD1}	0V≤V _{OUT} ≤12V				250	mA
		0V≤V _{OUT} ≤V _{CC}		±25			mA



DC ELECTRICAL CHARACTERISTICS (Cont.)

			-				
PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNIT
RECEIVER	RECEIVER						
Receiver Differential Threshold				000			
Voltage	V _{TH}	V _{CM} =+2.5V	-300			-20	mV
Receiver Input Hysteresis	ΔV_{TH}				25		mV
Receiver Output High Voltage	V _{OH}	I _O =-4mA, V _{ID} =-20mV		V _{CC} -1.5			V
Receiver Output Low Voltage	V _{OL}	I _O =4mA, V _{ID} =-300mV				0.4	V
Three-State Output Current at		0.4V≤V ₀ ≤ 2.4V				11.0	
Receiver	I _{OZR}					±1.0	μA
Receiver Input Resistance	R _{IN}	-7V≤V _{CM} ≤+12V		96			kΩ
Receiver Output Short-Circuit				±7		105	
Current	I _{OSR}	0V≤V _{RO} ≤V _{CC}		±1		±95	mA
SUPPLY CURRENT							
		No Load,	DE=V _{CC}		430	900	μA
Supply Current	Icc	$\overline{\text{RE}}$ =DI=GND or V _{CC}	DE=GND		375	600	μA
Supply Current in Shutdown Mode	I _{SHDN}	DE=GND, V _{RE} =V _{CC}			1.0	10	μA

Notes: 1. All currents into the device are positive; all currents out of the device are negative. All voltages are referred to device ground unless otherwise noted.

2. ΔV_{OD} and ΔV_{OC} are the changes in V_{OD} and V_{OC} , respectively, when the DI input changes state.

3. The SRL pin is internally biased to V_{CC}/ 2 by a 100k Ω /100k Ω resistor divider. It is guaranteed to be V_{CC}/ 2 if left unconnected.

4. Maximum current level applies to peak current just prior to foldback-current limiting; minimum current level applies during current limiting.



SWITCHING CHARACTERISTICS

(V_{CC}=+5.0V ±5%, T_A=T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at V_{CC}=+5.0V and T_A=+25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	t _{DPLH}			100		ns
Driver Input to Output	t _{DPHL}	Fig.3 and 5, R _{DIFF} =54Ω, C _{L1} =C _{L2} =100pF		100		ns
Driver Output Skew t _{DPLH} - t _{DPHL}	t _{DSKEW}	Fig.3 and 5, R_{DIFF} =54 Ω , C_{L1} = C_{L2} =100pF		5	200	ns
Driver Rise or Fall Time	t _{DR} , t _{DF}	Fig.3 and 5, R _{DIFF} =54Ω, C _{L1} =C _{L2} =100pF		200		ns
Maximum Data Rate	f _{MAX}		500			kbps
Driver Enable to Output High	t _{DZH}	Fig.4 and 6, C _L =100pF, S2 Closed			3500	ns
Driver Enable to Output Low	t _{DZL}	Fig.4 and 6, C _L =100pF, S1 Closed			3500	ns
Driver Disable Time from Low	t _{DLZ}	Fig.4 and 6, C _L =15pF, S1 Closed			200	ns
Driver Disable Time from High	t _{DHZ}	Fig.4 and 6, C _L =15pF, S2 Closed			200	ns
Receiver Input to Output	t _{RPLH} , t _{RPHL}	Fig.7 and 9, $ V_{ID} \ge 2.0V$; Rise and Fall Time of $V_{ID} \le 15$ ns		200		ns
t _{RPLH} - t _{RPHL} Differential Receiver Skew	t _{RSKD}	Fig.7 and 9, $ V_{ID} \ge 2.0V$; Rise and Fall Time of $V_{ID} \le 15$ ns		50		ns
Receiver Enable to Output Low	t _{RZL}	Fig.2 and 8, C _L =100pF, S1 Closed		50		ns
Receiver Enable to Output High	t _{RZH}	Fig.2 and 8, C _L =100pF, S2 Closed		50		ns
Receiver Disable Time from Low	t _{RLZ}	Fig.2 and 8, C _L =100pF, S1 Closed		50		ns
Receiver Disable Time from High	t _{RHZ}	Fig.2 and 8, C_L =100pF, S2 Closed		50		ns
Time to Shutdown	t _{SHDN}	Note 1		200		ns
Driver Enable from Shutdown to Output High	$t_{\text{DZH}(\text{SHDN})}$	Fig. 4 and 6, C_L =15pF, S2 Closed			4500	ns
Driver Enable from Shutdown to Output Low	t _{DZL(SHDN)}	Fig.4 and 6, C _L =15pF, S1 Closed			4500	ns
Receiver Enable from Shutdown to Output High	t _{RZH(SHDN)}	Fig.4 and 6, C_L =100pF, S2 Closed			3500	ns
Receiver Enable from Shutdown to Output Low	t _{RZL(SHDN)}	Fig. 4 and 6, C_L =100pF, S1 Closed			3500	ns

Note: The device is put into shutdown by bringing \overline{RE} high and DE low. If the enable inputs are in this state for less than 50ns, the device is guaranteed not to enter shutdown. If the enable inputs are in this state for at least 600ns, the device is guaranteed to have entered shutdown.



FUNCTION TABLE

	10				
	INPUTS	OUTPUTS			
RE	DE	DI	Z	Y	
Х	1	1	0	1	
Х	1	0	1	0	
0	0	Х	High-Z	High-Z	
1	0	Х	Shutdown		

Table 1 TRANSMITTING

Table 2 RECEIVING

INPUTS			OUTPUT
RE	DE	A-B	RO
0	Х	≥-0.02V	1
0	Х	≤-0.3V	0
0	Х	Open/Shorted	1
1	1	Х	High-Z
1	0	Х	Shutdown

X = Don't care

Shutdown mode, driver and receiver outputs high impedance



TEST CIRCUIT




Fig. 1 Driver DC Test Circuit




Fig. 2 Receiver Enable/Disable Timing Test Load




Fig. 3 Driver Timing Test Circuit




Fig. 5 Driver Propagation Delays

1.5V

t_{PHI}

Input

Fig. 7 Receiver Propagation Delays

Output

1.5V

t_{PLH} -

VOH

VOL

RO

1V A

-1V B




Fig. 4 Driver Enable/Disable Timing Test Load






Fig. 6 Driver Enable and Disable Times







■ TEST CIRCUIT (Cont.)





Fig. 9 Receiver Propagation Delay Test Circuit

TYPICAL APPLICATION CIRCUIT



UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. UTC reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

