# Small PKG Half Bridge Driver

# ■ GENERAL DESCRIPTION

JRC

The NJW4801 is a general purpose, half bridge power driver capable of supplying  $\pm$ 450mA current.

The internal gate driver drives high-side/low-side power MOSFET, therefore, it has fast switching.

Additionally, it has protection features such as over current protection and thermal shutdown. And in the case of failure, it can output a fault flag.

It is suitable for power switching applications of DSP/micro controller.

#### ■ FEATURES

- Output Switch Current
  - ±450mA
- Operating Voltage 8.0V to 35V
- High-side and Low-side SW is available independently-function
- Up to 700kHz Switching Frequency
- Thermal Shut Down
- Over Current Protection
- Under Voltage Lockout
- Fault Indicator Output
- Stand-by Current
- Package Outline

I<sub>QSTBY</sub> =3μA (typ.) MSOP8 (VSP8)\* \* MEET JEDEC MO-187-DA

■ PIN CONFIGURATION



### PACKAGE OUTLINE



NJW4801R

# BLOCK DIAGRAM



# NJW4801

(Ta=25°C)

(Ta=25°C)

### ■ ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	MAXIMUM RATINGS	UNIT	REMARKS
Supply Voltage	V <sup>+</sup>	40	V	VDD-GND Pin
Input Voltage	V <sub>STBY</sub>	–0.3 to 6	V	STBY-GND Pin
Input Voltage	V <sub>IN1</sub> V <sub>IN2</sub>	-0.3 to 6	V	IN1/2-GND Pin
FLT pin Voltage	V <sub>FLT</sub>	-0.3 to 6	V	FLT-GND Pin
Power Dissipation	P <sub>D</sub>	595 (*1) 805 (*2)	mW	-
Operating Junction Temperature	Tj	-40 to +150	°C	-
Operating Temperature Range	T <sub>opr</sub>	-40 to +85	°C	-
Storage Temperature Range	T <sub>stg</sub>	-50 to +150	С°	_

(\*1): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 2Layers)

(\*2): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 4Layers),

internal Cu area: 74.2×74.2mm

#### ■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	REMARKS
Operating Voltage	V <sub>opr</sub>	8	_	35	V	VDD-GND Pin
Output Switch Current	I <sub>OM</sub>	0	—	450	mA	OUT-GND Pin
Input Voltage	V <sub>STBY</sub>	0	-	5.5	V	STBY-GND Pin
Input Voltage	$V_{IN1}, V_{IN2}$	0	-	5.5	V	IN1/2-GND Pin
FLT pin Voltage	V <sub>FLT</sub>	0	-	5.5	V	FLT-GND Pin

#### ■ THERMAL CHARACTERISTICS

			(
PARAMETER	SYMBOL	THERMAL RESISTANCE	UNIT
Thermal Resistance between Tj and Ta	θja	210 (*1) 155 (*2)	°C/W
Thermal Resistance between Tj and Tc1	ψjt	33 (*1) 25 (*2)	°CW

(\*1): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 2Layers)

(\*2): Mounted on glass epoxy board. (76.2×114.3×1.6mm:based on EIA/JDEC standard, 4Layers),

internal Cu area: 74.2×74.2mm

(Ta=25°C)



I ELECTRICAL CHARACTERISTICS (Unless other noted, V <sup>+</sup> =12V, V <sub>STBY</sub> =0V, Ta=25°C						=25°C)
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
General Characteristics						
Quiescent Current 1 (Operating)	I <sub>Q1</sub>	V <sub>IN1</sub> =V <sub>IN2</sub> =0V	_	1	1.4	mA
Quiescent Current 2 (Switching)	I <sub>Q2</sub>	$V_{IN1}=V_{IN2}=0$ to 3V, $f_{PWM1}=f_{PWM2}=700$ kHz, 50% Duty Cycle	_	3	4	mA
Quiescent Current 3 (Standby)		V <sub>STBY</sub> =5V, V <sub>IN1</sub> =V <sub>IN2</sub> =0V	_	2.9	4	μA
Output Block						
High-side SW ON Resistance (OUT1)	RDSH	LOSOURCE=450mA	_	0.65	1	0
Low-side SW ON Resistance (OUT2)	RDSI	Losini/=450mA	_	0.65	1	0
Over Current Limit		High-side and Low-side	600	1200	1800	mA
Turn-on Time	tr	$V_{IN1}=V_{IN2}=0$ to 3V, OUT1-OUT2 pin is short	_	5	-	ns
Turn-off Time	ťf	V <sub>IN1</sub> =V <sub>IN2</sub> =0 to 3V, OUT1-OUT2 pin is short	I	5	_	ns
Dead Time	Dt	V <sub>IN1</sub> =V <sub>IN2</sub> =0 to 3V, OUT1-OUT2 pin is short	-	50	-	ns
Output Rise Propagation Delay Time	t <sub>d_ON</sub>	V <sub>IN1</sub> =V <sub>IN2</sub> =0 to 3V, OUT1-OUT2 pin is short	Ι	100	-	ns
Output Fall Propagation Delay Time	$t_{d_{OFF}}$	V <sub>IN1</sub> =V <sub>IN2</sub> =0 to 3V, OUT1-OUT2 pin is short	-	100	_	ns
OUT1–VDD pin voltage Difference	V <sub>PDOV</sub>	I <sub>ORH</sub> =450mA	_	0.87	1.22	V
GND–OUT2 pin Voltage Difference	V <sub>PDGO</sub>	I <sub>ORL</sub> =450mA	_	0.82	1.15	V
OUT2–VDD pin Voltage Difference	V <sub>RDOV</sub>	I <sub>ORH</sub> =450mA	_	0.96	1.25	V
OUT1–GND pin Volatge Difference	V <sub>RDGO</sub>	I <sub>ORL</sub> =450mA	_	1.13	1.46	V
OUT1 Pin Leak Current	I <sub>OLEAK1</sub>	V <sup>+</sup> =35V, V <sub>IN1</sub> =0V, V <sub>OUT1</sub> =0V	_	_	1	μA
OUT2 Pin Leak Current	I <sub>OLEAK2</sub>	V <sup>+</sup> =35V,V <sub>IN2</sub> =3V,V <sub>OUT2</sub> =35V	—	-	1	μA
Input Circuit Block						
STBY pin High Voltage (Standby Mode)	VIHSTBY		2.4	_	5.5	V
STBY pin Low Voltage(Operating Mode)	VILSTBY		0	_	0.4	V
STBY Pin Sink Current	IISTBY	V <sub>STBY</sub> =1V	1	2	4	μA
IN1/IN2 Pin High Voltage	VIHIN1, VIHIN2		2.4	_	5.5	V
IN1/IN2 Pin Low Voltage	VILIN1, VILIN2		0	_	0.9	V
IN1/IN2 Pin Sink Current		VIN1. VIN2=5.5V	_	_	1	uА
Linder Voltage Lockout (LIVLO) Block	11117 11112	IIVI) IIV2				
UVLO Release Voltage	Vindoo		64	71	78	V
UVI O Operation Voltage	Vus a c		6	67	7.0	۷ ۱/
LIVI O Hysteresis Voltage	V UVLO1	Ving oo Ving of	-	0.7	7.4	۷ ۱/
	V UVLO	VUVLO2 <sup>-</sup> VUVLO1		0.4		v
FLT Function (FLT pin)						
Low Level Output Voltage	V <sub>LFLT</sub>	I <sub>FLT</sub> =500μΑ	_	0.25	0.5	V

V<sub>FLT</sub>=5.5V

I<sub>OLEAKFLT</sub>

μA

\_

\_

1

OFF Leak Current

# ■ PIN OPERATION TABLE

INPUT		OUTPUT		
IN1	IN2	High-side SW (OUT1)	Low-side SW (OUT2)	
L	L	OFF	ON	
L	Н	OFF	OFF	
Н	L	ON	ON	
Н	Н	ON	OFF	

	INPUT		OUTPUT			
IN1, IN2	STBY	VDD	FLT	High-side SW (OUT1)	Low-side SW (OUT2)	Mode
L or H	L	$V^+ \ge V_{RUVLO}$	ON	OFF or ON	OFF or ON	Active
L or H	Н	_	OFF	OFF	OFF	Stand-by
L or H	L	$V^+ < V_{DUVLO}$	OFF	OFF	OFF	UVLO

INF	TUY	OUTPUT			
Tj	Ι <sub>ουτ</sub>	FLT	High-side SW (OUT1)	Low-side SW (OUT2)	Mode
Tj >150°C	-	OFF	OFF	OFF	TSD
_	$I_{OUT} \ge I_{LIMIT}$	OFF	OFF	OFF	OCP

# NJW4801

# TIMING CHART

Fig1. Turn-on/Turn-off Time, Output Rise/Fall Propagation Delay Time



# ■ TEST CIRCUIT



Fig2. Switching time Measurement Circuit

# ■ TYPICAL APPLICATIONS



Synchronous PWM step down switching regulator



High Side SW and Low Side SW application

# CHARACTERISTICS



#### ■ CHARACTERISTICS



# ■ PIN DESCRIPTION

PIN NUMBER	PIN NAME	FUNCTION
1	STBY	Standby Pin NJW4801 becomes standby status by High Level NJW4801 operates by Low Level
2	IN1	Signal Input Pin for High-side SW High-side SW turns on at High level and High-side SW turns off at Low level. IN1 and IN2 operate with inverse logic.
3	IN2	Signal Input Pin for Low-side SW Low-side SW turns off at High level and Low-side SW turns on at Low level. IN1 and IN2 operate with inverse logic.
4	FLT	Fault Signal Output Pin. It is Open Drain Output Type. You should connect through Pull-up Resister to External Power Supply. It outputs Low Level under normal operating condition and outputs High Level under Abnormal Conditions.
5	GND	Ground Pin
6	OUT2	Output Pin The Low-side Switch are Limited to 1.2A (typ.) by Over Current Protection Circuit.
7	OUT1	Output Pin The High-side Switch are Limited to 1.2A (typ.) by Over Current Protection Circuit.
8	VDD	Power Supply Pin You should connect capacitor (AL and MLCC) for reducing Input Impedance.

# ■ FUNCTIONAL EXPLANATION

# High-side, Low-side Switch

The OUT1 pin is High-side SW output. The OUT2 pin is Low-side SW output. These SW are controlled by IN1 and IN2, so it can be operated independently.

The High-side SW turns on when IN1 pin voltage is more than 2.4V and turns off when IN1 pin voltage is less than 0.9V. The Low-side SW turns off when IN2 pin voltage is more than 2.4V and turns on when IN2 pin voltage is less than 0.9V.

Because IN1 and IN2 are inverse logic input, the half bridge application with one input signal can be easily composed.

In this case, OUT1 and OUT2 pin can be used as short-circuit. NJW4801 has dead time to prevent the short circuit at the time of

operation change of the high side and the low side SW. (ex. Fig3) The dead time typical value is 50ns. This can be used for the application of the switching regulator that needs the high frequency. As for input frequency, you should make less than 700kHz.

# Over Current Protection Function

The internal over-current protection circuit monitors the flow currents of both the high-side and low-side switches. The over-current protection circuit operates at 1.2A (typ.) and stops the both SW operation. The FLT detection signal is output from FLT pin at the same time. The overcurrent protection operation is released after certain time ( $20\mu s$  (typ)), after overcurrent protection operates. (Ex. Fig4)

If OUT pin is shorted directly to GND, a large surge current is flowing for fast current change and may exceed current limit. Because that time big electric power consumption occurs instantaneously in NJW4801, you should design sufficient heat dissipation.

When a load condition is inductive property, a reverse direction current flows to the high-side and low-side SW body diode by inductive kickback. The built-in over-current protection circuit has not aimed at protection against the inductive kickback. Therefore, an external diode should be considered usage against reverse-current regeneration according to the kind of the application.



\*3: When the thermal shutdown protection or the over current protection operates, both High-side and Low-side SW are turned off.

Fig4. Timing Chart of High-side/Low-side Switch at Over Current Protection Operating (In case of IN1 and IN2 signal are same)



Fig3. Relation of SW Function and Dead Time

# Thermal Shut Down Function

When NJW4801 chip temperature exceeds the 170°C (\*4), internal thermal shutdown circuit operates and SW function is stopped. The Fault signal is output simultaneously from the FLT pin. In order to return switching operation, you should need to junction temperature: Tj below the 150°C (\*4).

This function is a circuit to prevent IC at the high temperature from malfunctioning and is not something that urges positive use. You should make sure to operate inside the junction temperature range rated. (\*4 Design value)

# Under Voltage Lockout(UVLO)

The UVLO circuit operating is released above  $V^+=7.1V$  (typ.) and IC operation starts. When power supply voltage is low, because the UVLO circuit operates, IC does not operate. There is 0.4V (typ.) width hysteresis voltage at rise and decay of power supply voltage. Hysteresis prevents the malfunction at the time of UVLO operating and releasing.

# • FAULT Signal Output

When NJW4801 function is abnormal, an error signal is output from FLT Pin. This Pin is Open Drain Output Type. You should connect through Pull-up Resister to External Power Supply. It outputs Low Level under normal operating condition and outputs High Level under Abnormal Conditions.

The following information is output as FAULT signal.

- Stop Operation at Under Voltage Lockout (UVLO)
- Over Current Protection Function
- Thermal Shut Down

At the time of standby state, it outputs High Level.

### Standby Function

NJW4801 stops the operating and becomes standby status when 2.4V or more is supplied to STBY pin. You should connect the pin with GND level to prevent the malfunction by a noise when you do not use this function.

### ■ APPLICATION TIPS

In the application that does a high-speed switching of NJW4801, because the current flow corresponds to the input frequency, the substrate (PCB) layout becomes an important.

NJW4801 is driving the High-side/Low-side SW gate with high speed to reduce switching losses. The transient voltage is generated by parasitic inductance and a high-speed current change of high side and low side SW.

You should attempt the transition voltage decrease by making a current loop area minimize as much as possible. Therefore, you should make a current flowing line thick and short as much as possible.

Moreover, you should insert a bypass capacitor between VDD pin and GND pin to prevent malfunction by generating over voltage and/or exceed maximum input voltage rating. The recommended bypass capacitor is  $0.1\mu$ F or more high frequency capacitor.

A  $10\mu$ F aluminum electrolysis capacitor is recommended for smoothing condenser. However, you should use larger capacitor by sufficient evaluation (assessment) due to load condition and/or application use environment. (There is a possibility that the supply voltage rises by inductive kickback when the supply current of the inductive load is large.) The bypass capacitors should be connected as much as possible near VDD pin.

# **MEMO**

[CAUTION] The specifications on this databook are only given for information, without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.