

FEATURES

- LIN 2.x/ISO 17987-4:2016 (12V)/SAE J2602 compliant
- Compatible with K line
- Integrated over-temperature protection function (thermal shutdown)
- Integrated 30kΩ bus pull-up slave resistor
- Bus current limiting protection function
- Battery power failure detection function
- Very low power consumption sleep mode and standby mode
- Support remote wake-up
- Baud rate up to 20 kBd
- Low ElectroMagnetic Emissions (EME)
- Available in SOP8 and DFN3*3-8/HVSON8 packages

PRODUCT APPEARANCE

Fig 1. Provide environmentally friendly lead-free package

DESCRIPTION

SIT1027Q is a local interconnect network (LIN) physical layer transceiver that complies with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, ISO 17987-4:2016 (12V) and SAE J2602 standards. It is mainly suitable for in-vehicle networks with a transmission rate of 1kbps to 20kbps. SIT1027Q controls the state of the LIN bus through the TXD pin, and can convert the data stream sent by the protocol controller into a bus signal with the best slew rate and waveform shaping to minimize electromagnetic radiation emission (EME). The LIN bus output pin has an internal pull-up resistor. Only when used as a master node, the LIN bus port needs to be pulled up to V_{BAT} through an external resistor in series with a diode. SIT1027Q receives the data stream on the bus through the LIN pin, and transmits the data to the external microcontroller through the receiver's output pin RXD.

SIT1027Q can operate in the range of 5.5V~27V and supports 12V applications. SIT1027Q has an extremely low quiescent current consumption in sleep mode and standby mode. It can quickly minimize power consumption in the event of a failure. The device can be placed in normal mode via a signal on the pin SLP_N.


PIN CONFIGURATION


Fig 2. SIT1027Q pin configuration diagrams

PIN DESCRIPTION

Table 1. Pin description

Pin	Symbol	Description
1	RXD	receive data output (open-drain); active LOW after a wake-up event
2	SLP_N	sleep control input (active LOW); controls inhibit output; resets wake-up source flag on TXD and wake-up request on RXD
3	n.c.	not connected
4	TXD	transmit data input
5	GND	ground
6	LIN	LIN bus line input/output
7	V _{BAT}	battery supply voltage
8	n.c.	not connected

NOTE: In the DFN3*3-8/HVSON8 package, the pad on the back is connected to the GND pin of the chip. In order to obtain better heat dissipation performance, the pad on the back can be connected to a suitable "ground" on the PCB board.




Fig 3. Block diagram

FEATURE DESCRIPTION

1 Overview

The SIT1027Q is an interface device used between the LIN protocol controller and the physical bus. It can be used in trucks, buses, cars and industrial control with a data rate up to 20kBd. The SIT1027Q receives the data stream sent by protocol controller at the pin TXD, and converts it into a bus signal with appropriate slew rate and waveform shaping. The input data on LIN bus is output to external microcontroller by pin RXD. This device is compliant with LIN 2.0, LIN 2.1, LIN 2.2, LIN 2.2A, ISO 17987-4:2016 (12V) and SAE J2602 standards.

2 Short-circuit protection

Pin TXD provides an internal pull-down to GND to apply a predefined level on TXD when it is not enabled. The pin SLP_N also provides an internal pull-down to force the transceiver to enter sleep mode when SLP_N is not enabled.

Pin RXD will be left floating and limit the output current of transmitter to prevent a short-circuit between LIN and V_{BAT} or GND if the supply on pin V_{BAT} is turned off. There is no reverse current at the bus terminal, and the connection between LIN supply can be shut off without affecting the bus.

3 Thermal Shutdown

In normal mode, the over-temperature protection circuit will disable the output driver when the junction

temperature of SIT1027Q exceeds the shutdown junction temperature $T_{j(sd)}$. The over-temperature protection circuit will disable the output driver; when the junction temperature is lower than the hysteresis temperature, the driver is enabled again.

4 Undervoltage detection on V_{BAT}

If V_{BAT} is lower than $V_{th(VBATL)L}$ during use, the protection circuit will disable the output driver; when $V_{BAT} > V_{th(VBATL)H}$, the driver will be enabled again.

5 Operating modes

As shown in Fig 4, the SIT1027Q supports four functional modes for normal operation (Normal mode), power-up (Power-on mode), standby operation (Standby mode) and very-low-power operation (Sleep mode). The operating states in each mode are shown in Table 2.

Sleep mode: This mode is the most power saving mode of the SIT1027Q. It can be woken up remotely via pin LIN, or activated directly via pin SLP_N. In order to prevent SIT1027Q from waking up due to accidental wake-up events caused by automotive transients or EMI, filters are designed at the receiver's input (LIN pin) and SLP_N pin. The necessary condition for SIT1027Q to be awakened in sleep mode is: the time to wake it up remotely through the LIN pin must be greater than $t_{wake(dom)LIN}$ (the wake-up time of LIN); the time to wake up directly through the SLP_N pin must be greater than $t_{gotonorm}$.

In normal mode, when SLP_N pin has a falling edge and SLP_N remains low for longer than $t_{gotosleep}$, SIT1027Q enters sleep mode.

Standby mode: SIT1027Q has very low static power consumption in this mode. When SIT1027Q is in sleep mode, if a remote wake-up event is detected, the device will automatically enter standby mode immediately, and the low level on the RXD pin will indicate that the wake-up process is used to send an interrupt flag to the MCU.

Setting pin SLP_N high during Standby mode results in the following events:

- (1) A change into Normal mode if the high level on pin SLP_N has been maintained for a certain time period ($t_{gotonorm}$).
- (2) An immediate reset of the wake-up request signal on pin RXD.

Normal mode: Only in Normal mode the receiver and transmitter are active and the SIT1027Q is able to transmit and receive data via the LIN bus. The high level of bus represents recessive and low level represents dominant. The receiver detects the data stream on the LIN bus and outputs it to the microcontroller via pin RXD. Normal mode is entered as a high level on pin SLP_N and maintained for a time of at least $t_{gotonorm}$ while the SIT1027Q is in Sleep, Power-up or Standby mode. The Sleep mode is entered by setting pin

SLP_N low for longer than $t_{gotosleep}$.

Power-on mode: If the voltage on V_{BAT} is less than the low-level reset threshold $V_{th(VBAT)L}$ when powering on, the SIT1027Q is in power-on reset mode and all input and output functions are disabled; when the voltage on V_{BAT} is greater than the high-level reset threshold $V_{th(VBAT)H}$, SIT1027Q enters sleep mode.

6 Wake Up Events

In sleep mode, the device can be awakened by the following two ways:

- (1) Remote wake-up via pin LIN;
- (2) Wake up directly via mode transition. If SLP_N is held HIGH for $t_{gotonorm}$, the device will switch from sleep mode to normal mode.

7 Remote Wake Up Events

LIN pin remote wake-up: When the LIN pin is pulled down to a low level through a falling edge, a rising edge appears at the next moment, and the low-level hold time between the rising edge and the falling edge at the previous moment is greater than $t_{wake(dom)LIN}$, the process is regarded as effective remote wake-up (as shown in Fig 5).

After the remote wake-up, the wake-up request event interrupts the microcontroller with the low level of the RXD pin as the indicator signal.




Fig 4. State diagram

Table 2. Working status of SIT1027Q in each mode

Mode	SLP_N	RXD	Transmitter	Remarks
Sleep	low	floating	off	no wake-up request detected
Standby	low	low	off	wake-up request detected
Normal	high	recessive: high dominant: low	on	Enable bus signal shaping
Power-on	low	floating	off	Disable all input and output functions




Fig 5. Remote wake-up behavior

LIMITING VALUES

Parameter	Symbol	Conditions	Range	Unit
battery supply voltage	V _{BAT}	with respect to GND	-0.3 ~ +42	V
voltage on pin TXD	V _{TXD}	I _{SLP_N} no limitation	-0.3 ~ +6	V
		I _{SLP_N} < 500μA	-0.3 ~ +7	
voltage on pin RXD	V _{RXD}	I _{SLP_N} no limitation	-0.3 ~ +6	V
		I _{SLP_N} < 500μA	-0.3 ~ +7	
voltage on pin SLP_N	V _{SLP_N}	I _{SLP_N} no limitation	-0.3 ~ +6	V
		I _{SLP_N} < 500μA	-0.3 ~ +7	
voltage on pin LIN	V _{LIN}	with respect to GND	-42 ~ +42	V
virtual junction temperature	T _{vj}		-40 ~ 150	°C
storage temperature	T _{stg}		-55 ~ 150	°C

The maximum limit parameters mean that exceeding these values may cause irreversible damage to the device. Under these conditions, it is not conducive to the normal operation of the device. The continuous operation of the device at the maximum allowable rating may affect the reliability of the device. The reference point for all voltages is ground.

STATIC CHARACTERISTICS

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply						
battery supply current	I_{BAT}	Sleep mode bus recessive ($V_{LIN}=V_{BAT}$; $V_{SLP_N}=0V$)	1	4	10	μA
		Sleep mode bus dominant ($V_{LIN}=V_{BAT}$; $V_{SLP_N}=0V$)	100	400	1000	μA
		Standby mode; bus recessive ($V_{LIN}=V_{BAT}$; $V_{SLP_N}=0V$)	1	4	10	μA
		Standby mode; bus dominant ($V_{BAT}=12V$; $V_{LIN}=0V$; $V_{SLP_N}=0V$)	100	400	1000	μA
		Normal mode; bus recessive ($V_{LIN}=V_{BAT}$; $V_{TXD}=5V$; $V_{SLP_N}=5V$)	100	130	300	μA
		Normal mode; bus dominant ($V_{BAT}=12V$; $V_{TXD}=0V$; $V_{SLP_N}=5V$)	0.5	1.1	2	mA
Power-on reset						
LOW-level V_{BAT} reset threshold voltage	$V_{th}(V_{BATL})L$		3.9	4.4	4.7	V
HIGH-level V_{BAT} reset threshold voltage	$V_{th}(V_{BATL})H$		4.2	4.7	5.1	V

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
V _{BAT} reset hysteresis voltage	V _{hys} (V _{BATL})		0.05	0.3	1	V
Pin TXD						
HIGH-level input voltage	V _{IH}		2		7	V
LOW-level input voltage	V _{IL}		-0.3		+0.8	V
hysteresis voltage	V _{hys}		50	200	400	mV
pull-down resistance on pin TXD	R _{PD(TXD)}	V _{TXD} =5V	50	125	400	kΩ
Pin SLP_N						
HIGH-level input voltage	V _{IH}		2		7	V
LOW-level input voltage	V _{IL}		-0.3		0.8	V
hysteresis voltage	V _{hys}		50	200	400	mV
pull-down resistance on pin SLP_N	R _{PD(SLP_N)}	V _{SLP_N} =5V	100	250	650	kΩ
Pin RXD						
LOW-level output current	I _{OL}	Normal mode; V _{RXD} =0.4V; V _{LIN} =0V	2	-	-	mA
HIGH-level leakage current	I _{LH}	Normal mode; V _{RXD} =5V; V _{LIN} =V _{BAT}	-5	-	5	μA
Pin LIN						
current limitation for driver dominant state	I _{BUS_LIM}	V _{TXD} =0V; V _{LIN} =V _{BAT} =18V	40	-	100	mA
receiver recessive input leakage current	I _{BUS_PAS_rec}	V _{TXD} =5V; V _{LIN} =18V; V _{BAT} =5.5V	-	-	10	μA
receiver dominant input leakage current including pull-up resistor	I _{BUS_PAS_dom}	Normal mode; V _{TXD} =5V; V _{LIN} =0V; V _{BAT} =12V	-600	-	-	μA
loss-of-ground bus current	I _{L(log)}	V _{BAT} =18V; V _{LIN} =0V	-1000	-	10	μA

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
loss-of-battery bus current	$I_{L(lob)}$	$V_{BAT}=0V$; $V_{LIN}=18V$	-	-	10	μA
receiver dominant input voltage	$V_{th(dom)RX}$				$0.4V_{BAT}$	V
receiver recessive input voltage	$V_{th(rec)RX}$		$0.6V_{BAT}$			V
receiver center voltage	$V_{th(RX)entr}$	$V_{th(RX)entr} = (V_{th(rec)RX} + V_{th(dom)RX})/2$	$0.475V_{BAT}$	$0.5V_{BAT}$	$0.525V_{BAT}$	V
receiver hysteresis voltage	$V_{th(hys)RX}$	$V_{th(hys)RX} = V_{th(rec)RX} - V_{th(dom)RX}$			$0.175V_{BAT}$	V
slave resistance	R_{slave}	connected between pins LIN and V_{BAT} ; $V_{LIN}=0V$; $V_{BAT}=12V$; $V_{TXD}=V_{SLP_N}=5V$	20	30	60	$k\Omega$
capacitance on pin LIN	C_{LIN}				30	pF
dominant output voltage	$V_{o(dom)}$	Normal mode; $V_{TXD}=0V$; $V_{BAT}=7V$			1.4	V
		Normal mode; $V_{TXD}=0V$; $V_{BAT}=18V$			2.0	V
Thermal shutdown						
shutdown junction temperature	$T_{j(sd)}$		150	175	200	$^{\circ}C$

(Unless specified otherwise; $5.5V \leq V_{BAT} \leq 27V$, $-40^{\circ}C \leq T_{vj} \leq 150^{\circ}C$; typical in $V_{BAT}=12V$, $T_{vj}=25^{\circ}C$.)

DYNAMIC CHARACTERISTICS

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Duty cycles						
duty cycle 1	δ_1 [1][2]	$V_{th(rec)(max)}=0.744 \times V_{BAT}$; $V_{th(dom)(max)}=0.581 \times V_{BAT}$; $t_{bit}=50\mu s$; $V_{BAT}=7V \sim 18V$, Fig 6	0.396			
		$V_{th(rec)(max)}=0.76 \times V_{BAT}$; $V_{th(dom)(max)}=0.593 \times V_{BAT}$; $t_{bit}=50\mu s$; $V_{BAT}=5.5V \sim 7V$, Fig 6	0.396			
duty cycle 2	δ_2 [2][3]	$V_{th(rec)(min)}=0.422 \times V_{BAT}$; $V_{th(dom)(min)}=0.284 \times V_{BAT}$; $t_{bit}=50\mu s$; $V_{BAT}=7.6V \sim 18V$, Fig 6			0.581	
		$V_{th(rec)(min)}=0.41 \times V_{BAT}$; $V_{th(dom)(min)}=0.275 \times V_{BAT}$; $t_{bit}=50\mu s$; $V_{BAT}=6.1V \sim 7.6V$, Fig 6			0.581	
duty cycle 3	δ_3 [1][2]	$V_{th(rec)(max)}=0.778 \times V_{BAT}$; $V_{th(dom)(max)}=0.616 \times V_{BAT}$; $t_{bit}=96\mu s$; $V_{BAT}=7V \sim 18V$, Fig 6	0.417			
		$V_{th(rec)(max)}=0.797 \times V_{BAT}$; $V_{th(dom)(max)}=0.630 \times V_{BAT}$; $t_{bit}=96\mu s$; $V_{BAT}=5.5V \sim 7V$, Fig 6	0.417			
duty cycle 4	δ_4 [2][3]	$V_{th(rec)(min)}=0.389 \times V_{BAT}$; $V_{th(dom)(min)}=0.251 \times V_{BAT}$; $t_{bit}=96\mu s$; $V_{BAT}=7.6V \sim 18V$, Fig 6			0.590	
		$V_{th(rec)(min)}=0.378 \times V_{BAT}$; $V_{th(dom)(min)}=0.242 \times V_{BAT}$; $t_{bit}=96\mu s$; $V_{BAT}=6.1V \sim 7.6V$, Fig 6			0.590	
Timing characteristics						
receiver propagation delay	$t_{PD(RX)}$ [4]				6	μs
receiver propagation delay symmetry	$t_{PD(RX)sym}$ [4]		-2		2	μs

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
LIN dominant wake-up time	$t_{\text{wake(dom)LIN}}$	Sleep mode	30	80	150	μs
go to normal time	t_{gotonorm}		2	5	10	μs
go to sleep time	$t_{\text{gotosleep}}$		2	5	10	μs

(Unless specified otherwise; $5.5\text{V} \leq V_{\text{BAT}} \leq 27\text{V}$, $-40^\circ\text{C} \leq T_{\text{vj}} \leq 150^\circ\text{C}$; typical in $V_{\text{BAT}}=12\text{V}$, $T_{\text{vj}}=25^\circ\text{C}$.)

$$[1] \quad \delta 1, \delta 3 = \frac{t_{\text{bus(rec)(min)}}}{2 \times t_{\text{bit}}}$$

[2] Bus load conditions are: (1) $C_L=1\text{nF}$, $R_L=1\text{k}\Omega$; (2) $C_L=6.8\text{nF}$, $R_L=660\Omega$; (3) $C_L=10\text{nF}$, $R_L=500\Omega$

$$[3] \quad \delta 2, \delta 4 = \frac{t_{\text{bus(rec)(max)}}}{2 \times t_{\text{bit}}}$$

[4] Load condition pin RXD: $C_{\text{TXD}}=20\text{pF}$, $R_{\text{RXD}}=2.4\text{k}\Omega$




Fig 6. Timing diagram LIN transceiver


TYPICAL APPLICATION


Fig 7. Typical application of the SIT1027Q





TIMING TEST CIRCUIT


Fig 8. Timing test circuit for LIN transceiver




SOP8 DIMENSIONS
PACKAGE SIZE

SYMBOL	MIN./mm	TYP./mm	MAX./mm
A	1.50	1.60	1.70
A1	0.1	0.15	0.2
A2	1.35	1.45	1.55
b	0.355	0.400	0.455
D	4.800	4.900	5.00
E	3.780	3.880	3.980
E1	5.800	6.000	6.200
e		1.270BSC	
L	0.40	0.60	0.80
c	0.153	0.203	0.253
θ	-2°	-4°	-6°



LAND PATTERN EXAMPLE (Unit: mm)

DFN3*3-8/HVSON8 DIMENSIONS
PACKAGE SIZE

SYMBOL	MIN/mm	TYP /mm	MAX/mm
A	0.70	0.75	0.80
A1	0	0.02	0.05
A3	0.203 REF		
D	2.90	3.00	3.10
E	2.90	3.00	3.10
D1	2.05	2.15	2.25
E1	1.10	1.20	1.30
b	0.25	0.30	0.35
e	0.65 TYP		
L	0.35	0.4	0.45




LAND PATTERN EXAMPLE (Unit: mm)





ORDERING INFORMATION

TYPE NUMBER	PACKAGE	PACKING
SIT1027QT	SOP8	Tape and reel
SIT1027QTK	DFN3*3-8/HVSON8, small outline package, no leads	Tape and reel

SOP8 is packed with 2500 pieces/disc in braided packaging. Leadless DFN3*3-8/HVSON8 is packed with 6000 pieces/disc in braided packaging.


TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers



PIN1 is in quadrant 1

Package type	Reel diameter A (mm)	Tape width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SOP8	330±1	12.4	6.60±0.1	5.30±0.10	1.90±0.1	8.00±0.1	12.00±0.1
DFN3*3-8	329±1	12.4	3.30±0.1	3.30±0.1	1.10±0.1	8.00±0.1	12.00±0.3

REFLOW SOLDERING


Parameter	Lead-free soldering conditions
Ave ramp up rate (T_L to T_P)	3 °C/second max
Preheat time t_s ($T_{smin}=150\text{ °C}$ to $T_{smax}=200\text{ °C}$)	60-120 seconds
Melting time t_L ($T_L=217\text{ °C}$)	60-150 seconds
Peak temp T_P	260-265 °C
5°C below peak temperature t_p	30 seconds
Ave cooling rate (T_P to T_L)	6 °C/second max
Normal temperature 25°C to peak temperature TP time	8 minutes max

Important statement

SIT reserves the right to change the above-mentioned information without prior notice.

REVISION HISTORY

Version number	Data sheet status	Revision time
V1.0	initial version	September 2022